mirror of
https://github.com/Evolution-X-Devices/device_xiaomi_rosemary
synced 2026-01-27 18:07:31 +00:00
9806947711
The first default zram write back time is 3 hours which is for go device to quickly save more ram. For Pixel devices, we have more working set and could bring launch time impact if we write back too fast. Thus, adjust the first time write back time to 24 hours which is aligned with periodic write back time. Bug: 166739872 Test: boot Signed-off-by: Martin Liu <liumartin@google.com> Change-Id: I2388dd6d75ab0a938fe0edae0563fd26e48c9908
79 lines
1.3 KiB
Plaintext
79 lines
1.3 KiB
Plaintext
#
|
|
# system.prop for mt6785
|
|
#
|
|
|
|
# Audio
|
|
ro.audio.silent=0
|
|
ro.vendor.audio.soundfx.type=mi
|
|
ro.vendor.audio.soundfx.usb=true
|
|
ro.vendor.audio.sos=true
|
|
ro.vendor.audio.game.effect=true
|
|
|
|
# Bluetooth
|
|
ro.bluetooth.emb_wp_mode=false
|
|
ro.bluetooth.wipower=false
|
|
|
|
# Brand
|
|
Build.BRAND=MTK
|
|
|
|
# Camera
|
|
ro.camera.sound.forced=0
|
|
|
|
# Dalvik
|
|
dalvik.vm.dex2oat64.enabled=true
|
|
|
|
# Display
|
|
persist.vendor.dc_backlight.enable=false
|
|
ro.display.type=oled
|
|
sys.displayfeature_hidl=true
|
|
vendor.hbm.enable=true
|
|
|
|
# Fingerprint
|
|
ro.hardware.fp.sideCap=true
|
|
|
|
# GPU
|
|
ro.opengles.version=196610
|
|
|
|
# IMS
|
|
persist.dbg.volte_avail_ovr=1
|
|
persist.dbg.vt_avail_ovr=1
|
|
persist.dbg.wfc_avail_ovr=1
|
|
|
|
# Kernel
|
|
ro.kernel.zio=38,108,105,16
|
|
sys.ipo.disable=1
|
|
sys.ipo.pwrdncap=2
|
|
ro.iorapd.enable=false
|
|
|
|
# Logging
|
|
persist.sys.mdlog_dumpback=2
|
|
|
|
# Perf
|
|
ro.mtk_perf_simple_start_win=1
|
|
ro.mtk_perf_fast_start_win=1
|
|
ro.mtk_perf_response_time=1
|
|
|
|
# RIL
|
|
vendor.rild.libpath=mtk-ril.so
|
|
vendor.rild.libargs=-d /dev/ttyC0
|
|
|
|
# USB
|
|
ro.sys.usb.mtp.whql.enable=0
|
|
ro.sys.usb.storage.type=mtp
|
|
ro.sys.usb.bicr=no
|
|
ro.sys.usb.charging.only=yes
|
|
persist.vendor.otg_control=true
|
|
|
|
# WiFi
|
|
wifi.interface=wlan0
|
|
ro.mediatek.wlan.wsc=1
|
|
ro.mediatek.wlan.p2p=1
|
|
mediatek.wlan.ctia=0
|
|
wifi.tethering.interface=ap0
|
|
wifi.direct.interface=p2p0
|
|
|
|
# ZRAM
|
|
ro.zram.mark_idle_delay_mins=60
|
|
ro.zram.first_wb_delay_mins=1440
|
|
ro.zram.periodic_wb_delay_hours=24
|