mirror of
https://github.com/Evolution-X-Devices/kernel_oneplus_sm8550-devicetrees
synced 2026-02-01 09:49:52 +00:00
98649b7bd0
Update the camcc, debugcc, dispcc, gcc, gpucc, rpmhcc, videocc bindings for lemans device. Change-Id: I945c8bafae878bb7e4dcfffb8e22e1dea5a941ea
33 lines
950 B
Plaintext
33 lines
950 B
Plaintext
Qualcomm Technologies, Inc. Video Clock & Reset Controller Binding
|
|
-----------------------------------------------
|
|
|
|
Required properties :
|
|
- compatible : shall contain only one of the following:
|
|
|
|
"qcom,sdm845-videocc"
|
|
"qcom,lahaina-videocc"
|
|
"qcom,shima-videocc"
|
|
"qcom,waipio-videocc"
|
|
"qcom,diwali-videocc"
|
|
"qcom,kalama-videocc"
|
|
"qcom,kalama-videocc-v2"
|
|
"qcom,sm8150-videocc"
|
|
"qcom,sm8150-videocc-v2"
|
|
"qcom,sa8155-videocc"
|
|
"qcom,sa8155-videocc-v2"
|
|
"qcom,lemans-videocc"
|
|
|
|
- reg : shall contain base register location and length
|
|
- #clock-cells : from common clock binding, shall contain 1.
|
|
- #power-domain-cells : from generic power domain binding, shall contain 1.
|
|
- #reset-cells : from common reset binding, shall contain 1.
|
|
|
|
Example:
|
|
videocc: clock-controller@ab00000 {
|
|
compatible = "qcom,sdm845-videocc";
|
|
reg = <0xab00000 0x10000>;
|
|
#clock-cells = <1>;
|
|
#power-domain-cells = <1>;
|
|
#reset-cells = <1>;
|
|
};
|