mirror of
https://github.com/Evolution-X-Devices/kernel_oneplus_sm8550-devicetrees
synced 2026-02-01 09:49:52 +00:00
a1330e37e5
USB IOMMU configuration is needed to allow USB Master access over bus going through SMMU for translation. Change-Id: I2ef49f0088ac9d0e1a6913b010e672efdce6c7df
54 lines
1.3 KiB
Plaintext
54 lines
1.3 KiB
Plaintext
#include <dt-bindings/clock/qcom,gcc-cinder.h>
|
|
|
|
&soc {
|
|
usb0: ssusb@a600000 {
|
|
compatible = "qcom,dwc-usb3-msm";
|
|
reg = <0xa600000 0x100000>;
|
|
reg-names = "core_base";
|
|
|
|
#address-cells = <1>;
|
|
#size-cells = <1>;
|
|
ranges;
|
|
|
|
USB3_GDSC-supply = <&gcc_usb30_prim_gdsc>;
|
|
|
|
clocks = <&gcc GCC_USB30_PRIM_MASTER_CLK>,
|
|
<&gcc GCC_CFG_NOC_USB3_PRIM_AXI_CLK>,
|
|
<&gcc GCC_USB30_PRIM_MOCK_UTMI_CLK>,
|
|
<&gcc GCC_USB30_PRIM_SLEEP_CLK>;
|
|
clock-names = "core_clk", "iface_clk",
|
|
"utmi_clk", "sleep_clk";
|
|
|
|
resets = <&gcc GCC_USB30_PRIM_BCR>;
|
|
reset-names = "core_reset";
|
|
|
|
interrupts-extended = <&intc GIC_SPI 130 IRQ_TYPE_LEVEL_HIGH>;
|
|
interrupt-names = "pwr_event_irq";
|
|
|
|
qcom,core-clk-rate = <200000000>;
|
|
qcom,core-clk-rate-hs = <66666667>;
|
|
|
|
dwc3@a600000 {
|
|
compatible = "snps,dwc3";
|
|
reg = <0xa600000 0xd93c>;
|
|
|
|
iommus = <&apps_smmu 0xc0 0x0>;
|
|
qcom,iommu-dma = "atomic";
|
|
qcom,iommu-dma-addr-pool = <0x90000000 0x60000000>;
|
|
dma-coherent;
|
|
|
|
interrupts = <GIC_SPI 133 IRQ_TYPE_LEVEL_HIGH>;
|
|
snps,disable-clk-gating;
|
|
snps,has-lpm-erratum;
|
|
snps,hird-threshold = /bits/ 8 <0x0>;
|
|
snps,is-utmi-l1-suspend;
|
|
snps,dis-u1-entry-quirk;
|
|
snps,dis-u2-entry-quirk;
|
|
snps,dis_u2_susphy_quirk;
|
|
snps,ssp-u3-u0-quirk;
|
|
tx-fifo-resize;
|
|
maximum-speed = "super-speed-plus";
|
|
};
|
|
};
|
|
};
|