mirror of
https://github.com/Evolution-X-Devices/kernel_xiaomi_sm8450-devicetrees
synced 2026-02-01 08:51:30 +00:00
b54d17c2f5
Merge snapshot of bindings from android-mainline commit cbf07d5
("FROMLIST: clk: sunxi-ng: add support for the Allwinner A100 CCU").
Change-Id: Ica9bc8abf055fb28bdcd33dad244e3ba5fe1a04b
47 lines
888 B
YAML
47 lines
888 B
YAML
# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
|
|
%YAML 1.2
|
|
---
|
|
$id: http://devicetree.org/schemas/clock/intel,agilex.yaml#
|
|
$schema: http://devicetree.org/meta-schemas/core.yaml#
|
|
|
|
title: Intel SoCFPGA Agilex platform clock controller binding
|
|
|
|
maintainers:
|
|
- Dinh Nguyen <dinguyen@kernel.org>
|
|
|
|
description:
|
|
The Intel Agilex Clock controller is an integrated clock controller, which
|
|
generates and supplies to all modules.
|
|
|
|
properties:
|
|
compatible:
|
|
const: intel,agilex-clkmgr
|
|
|
|
'#clock-cells':
|
|
const: 1
|
|
|
|
reg:
|
|
maxItems: 1
|
|
|
|
clocks:
|
|
maxItems: 1
|
|
|
|
required:
|
|
- compatible
|
|
- reg
|
|
- clocks
|
|
- '#clock-cells'
|
|
|
|
additionalProperties: false
|
|
|
|
examples:
|
|
# Clock controller node:
|
|
- |
|
|
clkmgr: clock-controller@ffd10000 {
|
|
compatible = "intel,agilex-clkmgr";
|
|
reg = <0xffd10000 0x1000>;
|
|
clocks = <&osc1>;
|
|
#clock-cells = <1>;
|
|
};
|
|
...
|