Files
kernel_xiaomi_sm8450-device…/bindings/timer/ti,keystone-timer.txt
Elliot Berman b54d17c2f5 bindings: Merge android-mainline (cbf07d5) into msm-waipio
Merge snapshot of bindings from android-mainline commit cbf07d5
("FROMLIST: clk: sunxi-ng: add support for the Allwinner A100 CCU").

Change-Id: Ica9bc8abf055fb28bdcd33dad244e3ba5fe1a04b
2020-09-23 13:47:05 -07:00

30 lines
975 B
Plaintext

* Device tree bindings for Texas instruments Keystone timer
This document provides bindings for the 64-bit timer in the KeyStone
architecture devices. The timer can be configured as a general-purpose 64-bit
timer, dual general-purpose 32-bit timers. When configured as dual 32-bit
timers, each half can operate in conjunction (chain mode) or independently
(unchained mode) of each other.
It is global timer is a free running up-counter and can generate interrupt
when the counter reaches preset counter values.
Documentation:
https://www.ti.com/lit/ug/sprugv5a/sprugv5a.pdf
Required properties:
- compatible : should be "ti,keystone-timer".
- reg : specifies base physical address and count of the registers.
- interrupts : interrupt generated by the timer.
- clocks : the clock feeding the timer clock.
Example:
timer@22f0000 {
compatible = "ti,keystone-timer";
reg = <0x022f0000 0x80>;
interrupts = <GIC_SPI 110 IRQ_TYPE_EDGE_RISING>;
clocks = <&clktimer15>;
};