mirror of
https://github.com/Evolution-X-Devices/kernel_xiaomi_sm8450-devicetrees
synced 2026-01-27 14:44:08 +00:00
a9d4b24b41
Add 235mhz GPU frequency corner for neo GPU. Change-Id: I68607f16a577ce271cb79fda32147371a991d427
304 lines
6.8 KiB
Plaintext
304 lines
6.8 KiB
Plaintext
#define MHZ_TO_KBPS(mhz, w) ((mhz * 1000000 * w) / (1024))
|
|
|
|
&soc {
|
|
msm_gpu: qcom,kgsl-3d0@3d00000 {
|
|
compatible = "qcom,kgsl-3d0",
|
|
"qcom,adreno-gpu-a621";
|
|
status = "ok";
|
|
|
|
reg = <0x3d00000 0x40000>, <0x3d61000 0x800>,
|
|
<0x3de0000 0x10000>;
|
|
|
|
reg-names = "kgsl_3d0_reg_memory", "cx_dbgc", "rscc";
|
|
|
|
interrupts = <0 300 IRQ_TYPE_LEVEL_HIGH>;
|
|
interrupt-names = "kgsl_3d0_irq";
|
|
|
|
clocks = <&gcc GCC_GPU_MEMNOC_GFX_CLK>,
|
|
<&gcc GCC_GPU_SNOC_DVM_GFX_CLK>,
|
|
<&gpucc GPU_CC_AHB_CLK>,
|
|
<&gpucc GPU_CC_HLOS1_VOTE_GPU_SMMU_CLK>,
|
|
<&gpucc GPU_CC_CX_GMU_CLK>,
|
|
<&gpucc GPU_CC_HUB_AON_CLK>,
|
|
<&gpucc GPU_CC_HUB_CX_INT_CLK>,
|
|
<&aoss_qmp>;
|
|
|
|
clock-names = "gcc_gpu_memnoc_gfx",
|
|
"gcc_gpu_snoc_dvm_gfx",
|
|
"gpu_cc_ahb",
|
|
"gpu_cc_hlos1_vote_gpu_smmu",
|
|
"gpu_cc_cx_gmu",
|
|
"gpu_cc_hub_aon",
|
|
"gpu_cc_hub_cx_int",
|
|
"apb_pclk";
|
|
|
|
qcom,chipid = <0x06020100>;
|
|
|
|
nvmem-cells = <&gpu_speed_bin>;
|
|
nvmem-cell-names = "speed_bin";
|
|
|
|
qcom,min-access-length = <32>;
|
|
qcom,ubwc-mode = <3>;
|
|
|
|
qcom,no-nap;
|
|
|
|
interconnects = <&gem_noc MASTER_GFX3D &mc_virt SLAVE_EBI1>;
|
|
interconnect-names = "gpu_icc_path";
|
|
|
|
qcom,bus-table-ddr =
|
|
<MHZ_TO_KBPS(0, 4)>, /* index=0 */
|
|
<MHZ_TO_KBPS(200, 4)>, /* index=1 */
|
|
<MHZ_TO_KBPS(451, 4)>, /* index=2 */
|
|
<MHZ_TO_KBPS(547, 4)>, /* index=3 */
|
|
<MHZ_TO_KBPS(681, 4)>, /* index=4 */
|
|
<MHZ_TO_KBPS(768, 4)>, /* index=5 */
|
|
<MHZ_TO_KBPS(1017, 4)>, /* index=6 */
|
|
<MHZ_TO_KBPS(1353, 4)>, /* index=7 */
|
|
<MHZ_TO_KBPS(1555, 4)>, /* index=8 */
|
|
<MHZ_TO_KBPS(1708, 4)>, /* index=9 */
|
|
<MHZ_TO_KBPS(2092, 4)>, /* index=10 */
|
|
<MHZ_TO_KBPS(2133, 4)>; /* index=11 */
|
|
|
|
qcom,bus-table-cnoc =
|
|
<0>, /* Off */
|
|
<100>; /* On */
|
|
|
|
zap-shader {
|
|
memory-region = <&gpu_microcode_mem>;
|
|
};
|
|
|
|
/*
|
|
* Speed-bin zero is default speed bin.
|
|
* For rest of the speed bins, speed-bin value
|
|
* is calculated as FMAX/4.8 MHz round up to zero
|
|
* decimal places plus two margin to account for
|
|
* clock jitters.
|
|
*/
|
|
qcom,gpu-pwrlevel-bins {
|
|
#address-cells = <1>;
|
|
#size-cells = <0>;
|
|
|
|
compatible = "qcom,gpu-pwrlevel-bins";
|
|
|
|
qcom,gpu-pwrlevels-0 {
|
|
#address-cells = <1>;
|
|
#size-cells = <0>;
|
|
|
|
qcom,speed-bin = <0>;
|
|
|
|
qcom,initial-pwrlevel = <6>;
|
|
|
|
/* TURBO_L1 */
|
|
qcom,gpu-pwrlevel@0 {
|
|
reg = <0>;
|
|
qcom,gpu-freq = <843000000>;
|
|
qcom,level = <RPMH_REGULATOR_LEVEL_TURBO_L1>;
|
|
qcom,bus-freq = <11>;
|
|
qcom,bus-min = <10>;
|
|
qcom,bus-max = <11>;
|
|
|
|
qcom,acd-level = <0xA82E5FFD>;
|
|
};
|
|
|
|
/* TURBO */
|
|
qcom,gpu-pwrlevel@1 {
|
|
reg = <1>;
|
|
qcom,gpu-freq = <780000000>;
|
|
qcom,level = <RPMH_REGULATOR_LEVEL_TURBO>;
|
|
qcom,bus-freq = <10>;
|
|
qcom,bus-min = <9>;
|
|
qcom,bus-max = <11>;
|
|
|
|
qcom,acd-level = <0xC0285FFD>;
|
|
};
|
|
|
|
/* NOM */
|
|
qcom,gpu-pwrlevel@2 {
|
|
reg = <2>;
|
|
qcom,gpu-freq = <644000000>;
|
|
qcom,level = <RPMH_REGULATOR_LEVEL_NOM>;
|
|
qcom,bus-freq = <9>;
|
|
qcom,bus-min = <7>;
|
|
qcom,bus-max = <11>;
|
|
|
|
qcom,acd-level = <0xC0285FFD>;
|
|
};
|
|
|
|
/* SVS_L1 */
|
|
qcom,gpu-pwrlevel@3 {
|
|
reg = <3>;
|
|
qcom,gpu-freq = <570000000>;
|
|
qcom,level = <RPMH_REGULATOR_LEVEL_SVS_L1>;
|
|
qcom,bus-freq = <7>;
|
|
qcom,bus-min = <6>;
|
|
qcom,bus-max = <10>;
|
|
|
|
qcom,acd-level = <0xC0285FFD>;
|
|
};
|
|
|
|
/* SVS */
|
|
qcom,gpu-pwrlevel@4 {
|
|
reg = <4>;
|
|
qcom,gpu-freq = <450000000>;
|
|
qcom,level = <RPMH_REGULATOR_LEVEL_SVS>;
|
|
qcom,bus-freq = <6>;
|
|
qcom,bus-min = <6>;
|
|
qcom,bus-max = <9>;
|
|
|
|
qcom,acd-level = <0xC0285FFD>;
|
|
};
|
|
|
|
/* LOW SVS */
|
|
qcom,gpu-pwrlevel@5 {
|
|
reg = <5>;
|
|
qcom,gpu-freq = <320000000>;
|
|
qcom,level = <RPMH_REGULATOR_LEVEL_LOW_SVS>;
|
|
qcom,bus-freq = <6>;
|
|
qcom,bus-min = <6>;
|
|
qcom,bus-max = <8>;
|
|
};
|
|
|
|
/* LOW SVS_D1 */
|
|
qcom,gpu-pwrlevel@6 {
|
|
reg = <6>;
|
|
qcom,gpu-freq = <235000000>;
|
|
qcom,level = <RPMH_REGULATOR_LEVEL_LOW_SVS_D1>;
|
|
qcom,bus-freq = <3>;
|
|
qcom,bus-min = <3>;
|
|
qcom,bus-max = <6>;
|
|
};
|
|
|
|
};
|
|
|
|
qcom,gpu-pwrlevels-1 {
|
|
#address-cells = <1>;
|
|
#size-cells = <0>;
|
|
|
|
qcom,speed-bin = <137>;
|
|
|
|
qcom,initial-pwrlevel = <4>;
|
|
|
|
/* NOM */
|
|
qcom,gpu-pwrlevel@0 {
|
|
reg = <0>;
|
|
qcom,gpu-freq = <644000000>;
|
|
qcom,level = <RPMH_REGULATOR_LEVEL_NOM>;
|
|
qcom,bus-freq = <11>;
|
|
qcom,bus-min = <8>;
|
|
qcom,bus-max = <11>;
|
|
|
|
qcom,acd-level = <0xC0285FFD>;
|
|
};
|
|
|
|
/* SVS_L1 */
|
|
qcom,gpu-pwrlevel@1 {
|
|
reg = <1>;
|
|
qcom,gpu-freq = <570000000>;
|
|
qcom,level = <RPMH_REGULATOR_LEVEL_SVS_L1>;
|
|
qcom,bus-freq = <7>;
|
|
qcom,bus-min = <6>;
|
|
qcom,bus-max = <10>;
|
|
|
|
qcom,acd-level = <0xC0285FFD>;
|
|
};
|
|
|
|
/* SVS */
|
|
qcom,gpu-pwrlevel@2 {
|
|
reg = <2>;
|
|
qcom,gpu-freq = <450000000>;
|
|
qcom,level = <RPMH_REGULATOR_LEVEL_SVS>;
|
|
qcom,bus-freq = <6>;
|
|
qcom,bus-min = <6>;
|
|
qcom,bus-max = <9>;
|
|
|
|
qcom,acd-level = <0xC0285FFD>;
|
|
};
|
|
|
|
/* LOW SVS */
|
|
qcom,gpu-pwrlevel@3 {
|
|
reg = <3>;
|
|
qcom,gpu-freq = <320000000>;
|
|
qcom,level = <RPMH_REGULATOR_LEVEL_LOW_SVS>;
|
|
qcom,bus-freq = <6>;
|
|
qcom,bus-min = <6>;
|
|
qcom,bus-max = <8>;
|
|
};
|
|
|
|
/* LOW SVS_D1 */
|
|
qcom,gpu-pwrlevel@4 {
|
|
reg = <4>;
|
|
qcom,gpu-freq = <235000000>;
|
|
qcom,level = <RPMH_REGULATOR_LEVEL_LOW_SVS_D1>;
|
|
qcom,bus-freq = <3>;
|
|
qcom,bus-min = <3>;
|
|
qcom,bus-max = <6>;
|
|
};
|
|
|
|
};
|
|
};
|
|
};
|
|
|
|
kgsl_msm_iommu: qcom,kgsl-iommu@3da0000 {
|
|
compatible = "qcom,kgsl-smmu-v2";
|
|
reg = <0x03da0000 0x20000>;
|
|
|
|
vddcx-supply = <&gpu_cc_cx_gdsc>;
|
|
|
|
gfx3d_user: gfx3d_user {
|
|
compatible = "qcom,smmu-kgsl-cb";
|
|
iommus = <&kgsl_smmu 0x0 0x401>;
|
|
qcom,iommu-dma = "disabled";
|
|
};
|
|
|
|
gfx3d_secure: gfx3d_secure {
|
|
compatible = "qcom,smmu-kgsl-cb";
|
|
iommus = <&kgsl_smmu 0x2 0x400>;
|
|
qcom,iommu-dma = "disabled";
|
|
};
|
|
};
|
|
|
|
gmu: qcom,gmu@3d6a000 {
|
|
compatible = "qcom,gpu-gmu";
|
|
|
|
reg = <0x3d6a000 0x30000>,
|
|
<0xb290000 0x10000>;
|
|
|
|
reg-names = "kgsl_gmu_reg",
|
|
"kgsl_gmu_pdc_cfg";
|
|
|
|
interrupts = <0 304 IRQ_TYPE_LEVEL_HIGH>,
|
|
<0 305 IRQ_TYPE_LEVEL_HIGH>;
|
|
interrupt-names = "kgsl_hfi_irq", "kgsl_gmu_irq";
|
|
|
|
regulator-names = "vddcx", "vdd";
|
|
|
|
iommus = <&kgsl_smmu 0x5 0x400>;
|
|
qcom,iommu-dma = "disabled";
|
|
|
|
vddcx-supply = <&gpu_cc_cx_gdsc>;
|
|
vdd-supply = <&gpu_cc_gx_gdsc>;
|
|
|
|
clocks = <&gpucc GPU_CC_CX_GMU_CLK>,
|
|
<&gpucc GPU_CC_CXO_CLK>,
|
|
<&gcc GCC_DDRSS_GPU_AXI_CLK>,
|
|
<&gcc GCC_GPU_MEMNOC_GFX_CLK>,
|
|
<&gpucc GPU_CC_AHB_CLK>,
|
|
<&gpucc GPU_CC_HUB_CX_INT_CLK>,
|
|
<&gpucc GPU_CC_HLOS1_VOTE_GPU_SMMU_CLK>,
|
|
<&aoss_qmp>;
|
|
|
|
clock-names = "gmu_clk", "cxo_clk", "axi_clk",
|
|
"memnoc_clk", "ahb_clk", "hub_clk",
|
|
"smmu_vote", "apb_pclk";
|
|
|
|
qcom,gmu-freq-table = <220000000 RPMH_REGULATOR_LEVEL_LOW_SVS>,
|
|
<550000000 RPMH_REGULATOR_LEVEL_SVS>;
|
|
|
|
mboxes = <&qmp_aop 0>;
|
|
mbox-names = "aop";
|
|
|
|
/* GPU-MPROC IPC page */
|
|
qcom,ipc-core = <0x0ed19000 0x1000>;
|
|
};
|
|
};
|