mirror of
https://github.com/Evolution-X-Devices/kernel_xiaomi_sm8450-devicetrees
synced 2026-02-01 08:51:30 +00:00
6587982e86
Add memory dump nodes to enable the memory dump feature. Change-Id: If46f7399f4988f31f7cd52f9ab88db7651e91caf
316 lines
4.8 KiB
Plaintext
316 lines
4.8 KiB
Plaintext
#include <dt-bindings/soc/qcom,dcc_v2.h>
|
|
|
|
&reserved_memory {
|
|
#address-cells = <2>;
|
|
#size-cells = <2>;
|
|
ranges;
|
|
|
|
dump_mem: mem_dump_region {
|
|
compatible = "shared-dma-pool";
|
|
alloc-ranges = <0x0 0x00000000 0x0 0xffffffff>;
|
|
reusable;
|
|
alignment = <0x0 0x400000>;
|
|
size = <0 0x2800000>;
|
|
};
|
|
};
|
|
|
|
&soc {
|
|
|
|
dcc: dcc_v2@100ff000 {
|
|
compatible = "qcom,dcc-v2";
|
|
reg = <0x100ff000 0x1000>,
|
|
<0x10080000 0x18000>;
|
|
|
|
qcom,transaction_timeout = <0>;
|
|
status = "disabled";
|
|
reg-names = "dcc-base", "dcc-ram-base";
|
|
dcc-ram-offset = <0>;
|
|
};
|
|
|
|
mem_dump {
|
|
compatible = "qcom,mem-dump";
|
|
memory-region = <&dump_mem>;
|
|
|
|
c0_context {
|
|
qcom,dump-size = <0x800>;
|
|
qcom,dump-id = <0x0>;
|
|
};
|
|
|
|
c100_context {
|
|
qcom,dump-size = <0x800>;
|
|
qcom,dump-id = <0x1>;
|
|
};
|
|
|
|
c200_context {
|
|
qcom,dump-size = <0x800>;
|
|
qcom,dump-id = <0x2>;
|
|
};
|
|
|
|
c300_context {
|
|
qcom,dump-size = <0x800>;
|
|
qcom,dump-id = <0x3>;
|
|
};
|
|
|
|
c400_context {
|
|
qcom,dump-size = <0x800>;
|
|
qcom,dump-id = <0x4>;
|
|
};
|
|
|
|
c500_context {
|
|
qcom,dump-size = <0x800>;
|
|
qcom,dump-id = <0x5>;
|
|
};
|
|
|
|
cpuss_reg {
|
|
qcom,dump-size = <0x30000>;
|
|
qcom,dump-id = <0xef>;
|
|
};
|
|
|
|
l1_icache0 {
|
|
qcom,dump-size = <0x15100>;
|
|
qcom,dump-id = <0x60>;
|
|
};
|
|
|
|
l1_icache100 {
|
|
qcom,dump-size = <0x15100>;
|
|
qcom,dump-id = <0x61>;
|
|
};
|
|
|
|
l1_icache200 {
|
|
qcom,dump-size = <0x15100>;
|
|
qcom,dump-id = <0x62>;
|
|
};
|
|
|
|
l1_icache300 {
|
|
qcom,dump-size = <0x15100>;
|
|
qcom,dump-id = <0x63>;
|
|
};
|
|
|
|
l1_icache400 {
|
|
qcom,dump-size = <0x15100>;
|
|
qcom,dump-id = <0x64>;
|
|
};
|
|
|
|
l1_icache500 {
|
|
qcom,dump-size = <0x15100>;
|
|
qcom,dump-id = <0x65>;
|
|
};
|
|
|
|
l1_dcache0 {
|
|
qcom,dump-size = <0x9100>;
|
|
qcom,dump-id = <0x80>;
|
|
};
|
|
|
|
l1_dcache100 {
|
|
qcom,dump-size = <0x9100>;
|
|
qcom,dump-id = <0x81>;
|
|
};
|
|
|
|
l1_dcache200 {
|
|
qcom,dump-size = <0x9100>;
|
|
qcom,dump-id = <0x82>;
|
|
};
|
|
|
|
l1_dcache300 {
|
|
qcom,dump-size = <0x9100>;
|
|
qcom,dump-id = <0x83>;
|
|
};
|
|
|
|
l1_dcache400 {
|
|
qcom,dump-size = <0x9100>;
|
|
qcom,dump-id = <0x84>;
|
|
};
|
|
|
|
l1_dcache500 {
|
|
qcom,dump-size = <0x9100>;
|
|
qcom,dump-id = <0x85>;
|
|
};
|
|
|
|
l1_itlb0 {
|
|
qcom,dump-size = <0x300>;
|
|
qcom,dump-id = <0x20>;
|
|
};
|
|
|
|
l1_itlb100 {
|
|
qcom,dump-size = <0x300>;
|
|
qcom,dump-id = <0x21>;
|
|
};
|
|
|
|
l1_itlb200 {
|
|
qcom,dump-size = <0x300>;
|
|
qcom,dump-id = <0x22>;
|
|
};
|
|
|
|
l1_itlb300 {
|
|
qcom,dump-size = <0x300>;
|
|
qcom,dump-id = <0x23>;
|
|
};
|
|
|
|
l1_itlb400 {
|
|
qcom,dump-size = <0x300>;
|
|
qcom,dump-id = <0x24>;
|
|
};
|
|
|
|
l1_itlb500 {
|
|
qcom,dump-size = <0x300>;
|
|
qcom,dump-id = <0x25>;
|
|
};
|
|
|
|
l1_dtlb0 {
|
|
qcom,dump-size = <0x300>;
|
|
qcom,dump-id = <0x40>;
|
|
};
|
|
|
|
l1_dtlb100 {
|
|
qcom,dump-size = <0x300>;
|
|
qcom,dump-id = <0x41>;
|
|
};
|
|
|
|
l1_dtlb200 {
|
|
qcom,dump-size = <0x300>;
|
|
qcom,dump-id = <0x42>;
|
|
};
|
|
|
|
l1_dtlb300 {
|
|
qcom,dump-size = <0x300>;
|
|
qcom,dump-id = <0x43>;
|
|
};
|
|
|
|
|
|
l1_dtlb400 {
|
|
qcom,dump-size = <0x300>;
|
|
qcom,dump-id = <0x44>;
|
|
};
|
|
|
|
l1_dtlb500 {
|
|
qcom,dump-size = <0x300>;
|
|
qcom,dump-id = <0x45>;
|
|
};
|
|
|
|
l2_cache0 {
|
|
qcom,dump-size = <0x48100>;
|
|
qcom,dump-id = <0xc0>;
|
|
};
|
|
|
|
l2_cache100 {
|
|
qcom,dump-size = <0x48100>;
|
|
qcom,dump-id = <0xc1>;
|
|
};
|
|
|
|
l2_cache200 {
|
|
qcom,dump-size = <0x90100>;
|
|
qcom,dump-id = <0xc2>;
|
|
};
|
|
|
|
l2_cache300 {
|
|
qcom,dump-size = <0x90100>;
|
|
qcom,dump-id = <0xc3>;
|
|
};
|
|
|
|
l2_cache400 {
|
|
qcom,dump-size = <0x90100>;
|
|
qcom,dump-id = <0xc4>;
|
|
};
|
|
|
|
l2_cache500 {
|
|
qcom,dump-size = <0x90100>;
|
|
qcom,dump-id = <0xc5>;
|
|
};
|
|
|
|
l2_tlb0 {
|
|
qcom,dump-size = <0x6100>;
|
|
qcom,dump-id = <0x120>;
|
|
};
|
|
|
|
l2_tlb100 {
|
|
qcom,dump-size = <0x6100>;
|
|
qcom,dump-id = <0x121>;
|
|
};
|
|
|
|
l2_tlb200 {
|
|
qcom,dump-size = <0x6100>;
|
|
qcom,dump-id = <0x122>;
|
|
};
|
|
|
|
l2_tlb300 {
|
|
qcom,dump-size = <0x6100>;
|
|
qcom,dump-id = <0x123>;
|
|
};
|
|
|
|
l2_tlb400 {
|
|
qcom,dump-size = <0x6100>;
|
|
qcom,dump-id = <0x124>;
|
|
};
|
|
|
|
l2_tlb500 {
|
|
qcom,dump-size = <0x6100>;
|
|
qcom,dump-id = <0x125>;
|
|
};
|
|
|
|
rpmh {
|
|
qcom,dump-size = <0x2000000>;
|
|
qcom,dump-id = <0xec>;
|
|
};
|
|
|
|
rpm_sw {
|
|
qcom,dump-size = <0x28000>;
|
|
qcom,dump-id = <0xea>;
|
|
};
|
|
|
|
pmic {
|
|
qcom,dump-size = <0x200000>;
|
|
qcom,dump-id = <0xe4>;
|
|
};
|
|
|
|
fcm {
|
|
qcom,dump-size = <0x8400>;
|
|
qcom,dump-id = <0xee>;
|
|
};
|
|
|
|
etf_swao {
|
|
qcom,dump-size = <0x10000>;
|
|
qcom,dump-id = <0xf1>;
|
|
};
|
|
|
|
etr_reg {
|
|
qcom,dump-size = <0x1000>;
|
|
qcom,dump-id = <0x100>;
|
|
};
|
|
|
|
etfswao_reg {
|
|
qcom,dump-size = <0x1000>;
|
|
qcom,dump-id = <0x102>;
|
|
};
|
|
|
|
misc_data {
|
|
qcom,dump-size = <0x1000>;
|
|
qcom,dump-id = <0xe8>;
|
|
};
|
|
|
|
etf_lpass {
|
|
qcom,dump-size = <0x4000>;
|
|
qcom,dump-id = <0xf4>;
|
|
};
|
|
|
|
etflpass_reg {
|
|
qcom,dump-size = <0x1000>;
|
|
qcom,dump-id = <0x104>;
|
|
};
|
|
|
|
osm_reg {
|
|
qcom,dump-size = <0x400>;
|
|
qcom,dump-id = <0x163>;
|
|
};
|
|
|
|
pcu_reg {
|
|
qcom,dump-size = <0x400>;
|
|
qcom,dump-id = <0x164>;
|
|
};
|
|
|
|
fsm_data {
|
|
qcom,dump-size = <0x400>;
|
|
qcom,dump-id = <0x165>;
|
|
};
|
|
};
|
|
};
|