Files
kernel_xiaomi_sm8450-device…/bindings/timer/cadence,ttc-timer.txt
Murali Nalajala 719cc9aa79 dt-bindings: Add devicetree bindings to devicetree project
Add devicetree bindings snapshot to the devicetree project

Change-Id: I20b46d194bd3b107ddcb3e35283e6dafa27adec1
2019-05-31 16:45:27 -07:00

22 lines
547 B
Plaintext

Cadence TTC - Triple Timer Counter
Required properties:
- compatible : Should be "cdns,ttc".
- reg : Specifies base physical address and size of the registers.
- interrupts : A list of 3 interrupts; one per timer channel.
- clocks: phandle to the source clock
Optional properties:
- timer-width: Bit width of the timer, necessary if not 16.
Example:
ttc0: ttc0@f8001000 {
interrupt-parent = <&intc>;
interrupts = < 0 10 4 0 11 4 0 12 4 >;
compatible = "cdns,ttc";
reg = <0xF8001000 0x1000>;
clocks = <&cpu_clk 3>;
timer-width = <32>;
};