mirror of
https://github.com/Evolution-X-Devices/kernel_xiaomi_sm8450-devicetrees
synced 2026-02-01 08:51:30 +00:00
Add QUPv3 common driver, I2C and GSI DT nodes in trustedvm dtsi. Change-Id: Ide390774db3b93ceaaa89661440cdf3bf5971939
154 lines
3.4 KiB
Plaintext
154 lines
3.4 KiB
Plaintext
#include <dt-bindings/interrupt-controller/arm-gic.h>
|
|
|
|
/ {
|
|
#address-cells = <0x2>;
|
|
#size-cells = <0x2>;
|
|
interrupt-parent = <&vgic>;
|
|
|
|
chosen {
|
|
bootargs = "root=/dev/ram rw init=/init console=hvc0 loglevel=8";
|
|
linux,initrd-start = <0x2a900000>;
|
|
linux,initrd-end = <0x2b100000>; /* 8 MB */
|
|
kaslr-seed = <0xfeedbeef 0xc0def00d>;
|
|
};
|
|
|
|
cpus {
|
|
#address-cells = <0x2>;
|
|
#size-cells = <0x0>;
|
|
|
|
CPU0: cpu@0 {
|
|
compatible = "arm,armv8";
|
|
reg = <0x0 0x0>;
|
|
device_type = "cpu";
|
|
enable-method = "psci";
|
|
cpu-idle-states = <0x2>;
|
|
};
|
|
};
|
|
|
|
vgic: interrupt-controller@17a00000 {
|
|
compatible = "arm,gic-v3";
|
|
interrupt-controller;
|
|
#interrupt-cells = <0x3>;
|
|
reg = <0x0 0x17a00000 0x0 0x10000>, /* GICD */
|
|
<0x0 0x17a60000 0x0 0x100000>; /* GICR * 8 */
|
|
};
|
|
|
|
psci {
|
|
compatible = "arm,psci-1.0";
|
|
method = "smc";
|
|
};
|
|
|
|
memory@28000000 {
|
|
device_type = "memory";
|
|
reg = <0x0 0x28000000 0x0 0x8000000>; /* Temp S2 mapping */
|
|
};
|
|
|
|
qcom,vm-config {
|
|
compatible = "qcom,vm-1.0";
|
|
vm-type = "aarch64-guest";
|
|
boot-config = "fdt,unified";
|
|
os-type = "linux";
|
|
kernel-entry-segment = "kernel";
|
|
kernel-entry-offset = <0x0 0x0>;
|
|
vendor = "Qualcomm";
|
|
image-name = "qcom,trustedvm";
|
|
qcom,pasid = <0x0 0x1c>;
|
|
|
|
memory {
|
|
#address-cells = <0x2>;
|
|
#size-cells = <0x0>;
|
|
base-address = <0x0 0xD0800000>;
|
|
size-min = <0x0 0x8000000>; /* 128 MB */
|
|
};
|
|
|
|
segments {
|
|
/* offset and size */
|
|
kernel = <0x0 0x8000 0x0 0x2000000>; /* 32 MB */
|
|
dt = <0x0 0x7000000 0x0 0x4000>; /* 16 KB */
|
|
};
|
|
|
|
vcpus {
|
|
config = "/cpus";
|
|
affinity = "static";
|
|
affinity-map = <0x0>; /* VCPU -> CPU */
|
|
};
|
|
|
|
interrupts {
|
|
config = &vgic;
|
|
};
|
|
|
|
vdevices {
|
|
peer-default;
|
|
};
|
|
};
|
|
|
|
arch_timer: timer {
|
|
compatible = "arm,armv8-timer";
|
|
always-on;
|
|
interrupts = <GIC_PPI 13 (GIC_CPU_MASK_SIMPLE(8) | IRQ_TYPE_LEVEL_LOW)>,
|
|
<GIC_PPI 14 (GIC_CPU_MASK_SIMPLE(8) | IRQ_TYPE_LEVEL_LOW)>,
|
|
<GIC_PPI 11 (GIC_CPU_MASK_SIMPLE(8) | IRQ_TYPE_LEVEL_LOW)>,
|
|
<GIC_PPI 12 (GIC_CPU_MASK_SIMPLE(8) | IRQ_TYPE_LEVEL_LOW)>;
|
|
};
|
|
soc: soc { };
|
|
};
|
|
|
|
&soc {
|
|
#address-cells = <1>;
|
|
#size-cells = <1>;
|
|
ranges = <0 0 0 0xffffffff>;
|
|
compatible = "simple-bus";
|
|
|
|
/*
|
|
* QUPv3 Instances
|
|
* North 4 : SE 4
|
|
*/
|
|
|
|
/* QUPv3_0 wrapper instance: North QUP */
|
|
qupv3_0: qcom,qupv3_0_geni_se@9c0000 {
|
|
compatible = "qcom,qupv3-geni-se";
|
|
reg = <0x9c0000 0x2000>;
|
|
};
|
|
|
|
/* GPI */
|
|
gpi_dma0: qcom,gpi-dma@900000 {
|
|
compatible = "qcom,gpi-dma";
|
|
#dma-cells = <5>;
|
|
reg = <0x900000 0x60000>;
|
|
reg-names = "gpi-top";
|
|
interrupts = <GIC_SPI 244 IRQ_TYPE_LEVEL_HIGH>,
|
|
<GIC_SPI 245 IRQ_TYPE_LEVEL_HIGH>,
|
|
<GIC_SPI 246 IRQ_TYPE_LEVEL_HIGH>,
|
|
<GIC_SPI 247 IRQ_TYPE_LEVEL_HIGH>,
|
|
<GIC_SPI 248 IRQ_TYPE_LEVEL_HIGH>,
|
|
<GIC_SPI 249 IRQ_TYPE_LEVEL_HIGH>,
|
|
<GIC_SPI 250 IRQ_TYPE_LEVEL_HIGH>,
|
|
<GIC_SPI 251 IRQ_TYPE_LEVEL_HIGH>,
|
|
<GIC_SPI 252 IRQ_TYPE_LEVEL_HIGH>,
|
|
<GIC_SPI 253 IRQ_TYPE_LEVEL_HIGH>,
|
|
<GIC_SPI 254 IRQ_TYPE_LEVEL_HIGH>,
|
|
<GIC_SPI 255 IRQ_TYPE_LEVEL_HIGH>;
|
|
qcom,max-num-gpii = <12>;
|
|
qcom,gpii-mask = <0x80>;
|
|
qcom,ev-factor = <2>;
|
|
qcom,gpi-ee-offset = <0x10000>;
|
|
status = "ok";
|
|
};
|
|
|
|
/* I2C SE */
|
|
qupv3_se4_i2c: i2c@990000 {
|
|
compatible = "qcom,i2c-geni";
|
|
reg = <0x990000 0x4000>;
|
|
#address-cells = <1>;
|
|
#size-cells = <0>;
|
|
dmas = <&gpi_dma0 0 4 3 64 0>,
|
|
<&gpi_dma0 1 4 3 64 0>;
|
|
dma-names = "tx", "rx";
|
|
qcom,wrapper-core = <&qupv3_0>;
|
|
qcom,le-vm;
|
|
status = "ok";
|
|
};
|
|
};
|
|
|
|
#include "trustedvm-ion.dtsi"
|