mirror of
https://github.com/Evolution-X-Devices/device_google_walleye
synced 2026-02-01 07:33:36 +00:00
Merge "NCI 2.0 changes for libnfc-nxp" into oc-dr1-dev
This commit is contained in:
committed by
Android (Google) Code Review
commit
6f96ff7eec
@@ -47,14 +47,15 @@ NXP_SYS_CLK_SRC_SEL=0x02
|
||||
#define CLK_FREQ_52MHZ 6
|
||||
NXP_SYS_CLK_FREQ_SEL=0x02
|
||||
|
||||
|
||||
###############################################################################
|
||||
# The timeout value to be used for clock request acknowledgment
|
||||
# min value = 0x01 to max = 0x06
|
||||
NXP_SYS_CLOCK_TO_CFG=0x01
|
||||
NXP_SYS_CLOCK_TO_CFG=0x06
|
||||
|
||||
###############################################################################
|
||||
# NXP proprietary settings
|
||||
NXP_ACT_PROP_EXTN={20, 03, 03, 01, A0, 01}
|
||||
NXP_ACT_PROP_EXTN={2F, 02, 00}
|
||||
|
||||
###############################################################################
|
||||
# NFC forum profile settings
|
||||
@@ -137,30 +138,24 @@ NXP_SET_CONFIG_ALWAYS=0x00
|
||||
# PbF settings A008
|
||||
# Clock timeout settings A004
|
||||
# eSE (SVDD) PWR REQ settings A0F2
|
||||
# Window size A0D8
|
||||
# DWP Speed A0D5
|
||||
# How eSE connected to PN553 A012
|
||||
# UICC2 bit rate A0D1
|
||||
# SWP1A interface A0D4
|
||||
# DWP intf behavior config, SVDD Load activated by default if set to 0x31 - A037
|
||||
NXP_CORE_CONF_EXTN={20, 02, 25, 09,
|
||||
# DWP intf behavior config, SVDD Load activated by default if set to 0x31 A037
|
||||
NXP_CORE_CONF_EXTN={20, 02, 29, 0A,
|
||||
A0, EC, 01, 01,
|
||||
A0, ED, 01, 00,
|
||||
A0, ED, 01, 01,
|
||||
A0, 5E, 01, 01,
|
||||
A0, 12, 01, 02,
|
||||
A0, 40, 01, 01,
|
||||
A0, DD, 01, 2D,
|
||||
A0, D1, 01, 02,
|
||||
A0, D4, 01, 01,
|
||||
A0, 37, 01, 35
|
||||
A0, D4, 01, 00,
|
||||
A0, 37, 01, 35,
|
||||
A0, D8, 01, 02,
|
||||
A0, D5, 01, 0A
|
||||
}
|
||||
# A0, F2, 01, 01,
|
||||
# A0, 40, 01, 01,
|
||||
# A0, 41, 01, 02,
|
||||
# A0, 43, 01, 04,
|
||||
# A0, 02, 01, 01,
|
||||
# A0, 03, 01, 11,
|
||||
# A0, 07, 01, 03,
|
||||
# A0, 08, 01, 01
|
||||
# }
|
||||
|
||||
###############################################################################
|
||||
# Core configuration rf field filter settings to enable set to 01 to disable set
|
||||
@@ -174,7 +169,8 @@ NXP_I2C_FRAGMENTATION_ENABLED=0x00
|
||||
|
||||
###############################################################################
|
||||
# Core configuration settings
|
||||
NXP_CORE_CONF={ 20, 02, 2E, 0E,
|
||||
NXP_CORE_CONF={ 20, 02, 31, 0F,
|
||||
85, 01, 01,
|
||||
28, 01, 00,
|
||||
21, 01, 00,
|
||||
30, 01, 08,
|
||||
@@ -198,14 +194,12 @@ NXP_CORE_CONF={ 20, 02, 2E, 0E,
|
||||
# A0, 53, 06, FF, FF, FF, FF, FF, FF,
|
||||
# A0, 54, 06, 00, 00, 00, 00, 00, 00}
|
||||
|
||||
|
||||
###############################################################################
|
||||
# Default SE Options
|
||||
# No secure element 0x00
|
||||
# eSE 0x01
|
||||
# UICC 0x02
|
||||
# UICC2 0x04
|
||||
|
||||
NXP_DEFAULT_SE=0x07
|
||||
|
||||
###############################################################################
|
||||
@@ -222,7 +216,7 @@ NXP_SWP_FULL_PWR_ON=0x00
|
||||
#PN67T 0x06
|
||||
#PN553 0x07
|
||||
#PN80T 0x08
|
||||
NXP_NFC_CHIP=0x07
|
||||
NXP_NFC_CHIP=0x08
|
||||
|
||||
###############################################################################
|
||||
# CE when Screen state is locked
|
||||
@@ -274,6 +268,14 @@ DEFAULT_DESFIRE_ROUTE=0x02
|
||||
# UICC2 0x03
|
||||
DEFAULT_MIFARE_CLT_ROUTE=0x02
|
||||
|
||||
###############################################################################
|
||||
#Set the Felica CLT route Location :
|
||||
#This settings will be used when application does not set this parameter
|
||||
# eSE 0x01
|
||||
# UICC 0x02
|
||||
# UICC2 0x03
|
||||
DEFAULT_FELICA_CLT_ROUTE=0x01
|
||||
|
||||
###############################################################################
|
||||
#Set the default AID Power state :
|
||||
#This settings will be used when application does not set this parameter
|
||||
@@ -304,14 +306,6 @@ DEFAULT_DESFIRE_PWR_STATE=0x1B
|
||||
# bit pos 4 = Screen Off
|
||||
DEFAULT_MIFARE_CLT_PWR_STATE=0x1B
|
||||
|
||||
###############################################################################
|
||||
#Set the Felica CLT route Location :
|
||||
#This settings will be used when application does not set this parameter
|
||||
# eSE 0x01
|
||||
# UICC 0x02
|
||||
# UICC2 0x03
|
||||
DEFAULT_FELICA_CLT_ROUTE=0x01
|
||||
|
||||
###############################################################################
|
||||
#Set the Felica CLT Power state :
|
||||
#This settings will be used when application does not set this parameter
|
||||
@@ -403,7 +397,7 @@ NXP_ESE_WIRED_PRT_MASK=0x00
|
||||
#set mask = 0
|
||||
NXP_UICC_WIRED_PRT_MASK=0x00
|
||||
|
||||
###############################################################################
|
||||
################################################################################
|
||||
#RF field true delay Wired Mode
|
||||
# delay wired mode = 1
|
||||
# allow wired mode = 0
|
||||
@@ -434,12 +428,51 @@ NXP_CHECK_DEFAULT_PROTO_SE_ID=0x01
|
||||
#Disable 0x00
|
||||
NXP_CN_TRANSIT_BLK_NUM_CHECK_ENABLE=0x01
|
||||
|
||||
###############################################################################
|
||||
# Wired mode resume timeout vaule in wired mode resume feature enable
|
||||
# DWP resume time out in ms( 4 bytes hex value and LSB first)
|
||||
#example 1000 = 0x03E8
|
||||
#exmaple 2000 = 0x07D0
|
||||
#example 500 = 0x01F4
|
||||
NXP_WIREDMODE_RESUME_TIMEOUT={E8,03,00,00}
|
||||
###############################################################################
|
||||
# Power to eSE is controlled by DH or PMU depending on following configurations
|
||||
#define DH_PWR_CONTROL 1
|
||||
#define PMU_PWR_CONTROL 2
|
||||
NXP_ESE_POWER_DH_CONTROL=1
|
||||
|
||||
###############################################################################
|
||||
# Timeout value in milliseconds for wired mode resume after RF field event timeout
|
||||
NXP_NFCC_RF_FIELD_EVENT_TIMEOUT=3000
|
||||
|
||||
###############################################################################
|
||||
# NXP PMU Support configuration is sent if PMU_PWR_CONTROL is configured
|
||||
# External PMU available in phone ON and phone OFF case if NXP_ESE_POWER_EXT_PMU=1
|
||||
# External PMU available only in phone ON case if NXP_ESE_POWER_EXT_PMU=2
|
||||
NXP_ESE_POWER_EXT_PMU=2
|
||||
|
||||
###############################################################################
|
||||
# Whether to allow wired mode in desfire and mifare CLT
|
||||
# Disable 0x00
|
||||
# Enable 0x01
|
||||
NXP_ALLOW_WIRED_IN_MIFARE_DESFIRE_CLT=0x00
|
||||
|
||||
###############################################################################
|
||||
# Restrict routing to first matched rule only.
|
||||
# Blacklist enable 0x01
|
||||
# Blacklist disable 0x00
|
||||
NXP_PROP_BLACKLIST_ROUTING=0x00
|
||||
|
||||
###############################################################################
|
||||
# Send DWP interface reset command as part of SE open
|
||||
# Disable 0x00
|
||||
# Enable 0x01
|
||||
NXP_DWP_INTF_RESET_ENABLE=0x01
|
||||
|
||||
###############################################################################
|
||||
# Timeout value in milliseconds for JCOP OS download to complete
|
||||
OS_DOWNLOAD_TIMEOUT_VALUE=60000
|
||||
|
||||
###############################################################################
|
||||
# Timeout value in milliseconds to send response for Felica command received
|
||||
NXP_HCEF_CMD_RSP_TIMEOUT_VALUE=5000
|
||||
|
||||
Reference in New Issue
Block a user