mirror of
https://github.com/Evolution-X-Devices/device_google_zuma
synced 2026-02-01 07:40:34 +00:00
Zuma:conf Add dsulat CPU idle awareness settings
Test: cat /sys/class/devfreq/gs_dsulat_devfreq:devfreq_dsu_lat@17000090/dsu_latency/dsulat_cpuidle_state_aware Bug: 282103584 Change-Id: I78f0c2b69c93e482271241c2c801c0cf74018b76 Merged-In: I78f0c2b69c93e482271241c2c801c0cf74018b76 Signed-off-by: Sophia Wang <yodagump@google.com>
This commit is contained in:
@@ -350,6 +350,11 @@ on init
|
||||
write /sys/class/devfreq/gs_dsulat_devfreq:devfreq_dsu_lat@17000090/dsu_latency/ratio_ceil_cl1 1000
|
||||
write /sys/class/devfreq/gs_dsulat_devfreq:devfreq_dsu_lat@17000090/dsu_latency/ratio_ceil_cl2 3000
|
||||
|
||||
# Add dsulat governor settings
|
||||
write /sys/class/devfreq/gs_dsulat_devfreq:devfreq_dsu_lat@17000090/dsu_latency/dsulat_cpuidle_state_aware_cl0 2
|
||||
write /sys/class/devfreq/gs_dsulat_devfreq:devfreq_dsu_lat@17000090/dsu_latency/dsulat_cpuidle_state_aware_cl1 2
|
||||
write /sys/class/devfreq/gs_dsulat_devfreq:devfreq_dsu_lat@17000090/dsu_latency/dsulat_cpuidle_state_aware_cl2 2
|
||||
|
||||
# Give pixelstats group access to PCIe link statistics counters
|
||||
chown system system /sys/devices/platform/12100000.pcie/link_stats/complete_timeout_irqs
|
||||
chown system system /sys/devices/platform/12100000.pcie/link_stats/link_down_irqs
|
||||
|
||||
Reference in New Issue
Block a user