Evolution-x-devices/kernel_oneplus_sm8550-devicetrees
2
0
Fork 0
mirror of https://github.com/Evolution-X-Devices/kernel_oneplus_sm8550-devicetrees synced 2026-02-01 09:49:52 +00:00
Code Issues Packages Projects Releases Wiki Activity

ARM: dts: msm: Update GCC, GDSC and RPMHCC nodes for SDXPINN

Browse Source 
Update the GCC, GDSC and RPMHCC nodes for SDXPINN platform.
While at it, configure RPMHCC and few GDSC nodes as dummy
on RUMI platform.

Change-Id: I1b4105e0806a8ab243e5550baba843b2e035c026
This commit is contained in:
Imran Shaik
2022-06-20 16:51:38 +05:30
parent 7b8caf28f0
commit 0cd29767d6
2 changed files with 117 additions and 38 deletions
Download Patch File Download Diff File Expand all files Collapse all files

52
qcom/sdxpinn-rumi.dtsi
View File

@@ -64,6 +64,24 @@
qcom,no-l1ss-supported;
qcom,no-aux-clk-sync;
};
bi_tcxo: bi_tcxo {
compatible = "fixed-factor-clock";
clocks = <&xo_board>;
clock-mult = <1>;
clock-div = <4>;
#clock-cells = <0>;
clock-output-names = "bi_tcxo";
};
bi_tcxo_ao: bi_tcxo_ao {
compatible = "fixed-factor-clock";
clocks = <&xo_board>;
clock-mult = <1>;
clock-div = <4>;
#clock-cells = <0>;
clock-output-names = "bi_tcxo_ao";
};
};
&qupv3_se1_2uart {
@@ -147,3 +165,37 @@
&mhi_device {
status = "ok";
};
&rpmhcc {
compatible = "fixed-clock";
clock-output-names = "rpmh_clocks";
};
&gcc {
clocks = <&bi_tcxo>, <&pcie20_phy_aux_clk>, <&pcie_1_pipe_clk>, <&pcie_2_pipe_clk>,
<&pcie_pipe_clk>, <&sleep_clk>, <&usb3_phy_wrapper_gcc_usb30_pipe_clk>;
};
&gcc_emac0_gdsc {
compatible = "regulator-fixed";
};
&gcc_emac1_gdsc {
compatible = "regulator-fixed";
};
&gcc_pcie_1_phy_gdsc {
compatible = "regulator-fixed";
};
&gcc_pcie_2_gdsc {
compatible = "regulator-fixed";
};
&gcc_pcie_phy_gdsc {
compatible = "regulator-fixed";
};
&gcc_usb3_phy_gdsc {
compatible = "regulator-fixed";
};

103
qcom/sdxpinn.dtsi
View File

@@ -265,6 +265,11 @@
<CONTROL_TCS 0>,
<FAST_PATH_TCS 1>;
};
rpmhcc: clock-controller {
compatible = "qcom,sdxpinn-rpmh-clk";
#clock-cells = <1>;
};
};
};
@@ -452,7 +457,7 @@
clocks {
xo_board: xo_board {
compatible = "fixed-clock";
clock-frequency = <19200000>;
clock-frequency = <76800000>;
clock-output-names = "xo_board";
#clock-cells = <0>;
};
@@ -500,95 +505,117 @@
};
};
bi_tcxo: bi_tcxo {
compatible = "fixed-factor-clock";
clocks = <&xo_board>;
clock-mult = <1>;
clock-div = <1>;
#clock-cells = <0>;
clock-output-names = "bi_tcxo";
};
bi_tcxo_ao: bi_tcxo_ao {
compatible = "fixed-factor-clock";
clocks = <&xo_board>;
clock-mult = <1>;
clock-div = <1>;
#clock-cells = <0>;
clock-output-names = "bi_tcxo_ao";
};
rpmhcc: clock-controller {
compatible = "fixed-clock";
clock-output-names = "rpmh_clocks";
clock-frequency = <19200000>;
#clock-cells = <1>;
};
gcc: clock-controller@80000 {
compatible = "qcom,dummycc";
clock-output-names = "gcc_clocks";
compatible = "qcom,sdxpinn-gcc", "syscon";
reg = <0x80000 0x1f4200>;
reg-name = "cc_base";
vdd_cx-supply = <&VDD_CX_LEVEL>;
vdd_mx-supply = <&VDD_MXA_LEVEL>;
clocks = <&rpmhcc RPMH_CXO_CLK>,
<&pcie20_phy_aux_clk>,
<&pcie_1_pipe_clk>,
<&pcie_2_pipe_clk>,
<&pcie_pipe_clk>,
<&sleep_clk>,
<&usb3_phy_wrapper_gcc_usb30_pipe_clk>;
clock-names = "bi_tcxo",
"pcie20_phy_aux_clk",
"pcie_1_pipe_clk",
"pcie_2_pipe_clk",
"pcie_pipe_clk",
"sleep_clk",
"usb3_phy_wrapper_gcc_usb30_pipe_clk";
#clock-cells = <1>;
#reset-cells = <1>;
};
/* GCC GDSCs */
gcc_emac0_gdsc: qcom,gdsc@f1004 {
compatible = "regulator-fixed";
compatible = "qcom,gdsc";
reg = <0xf1004 0x4>;
regulator-name = "gcc_emac0_gdsc";
parent-supply = <&VDD_CX_LEVEL>;
qcom,retain-regs;
qcom,support-hw-trigger;
};
gcc_emac1_gdsc: qcom,gdsc@f2004 {
compatible = "regulator-fixed";
compatible = "qcom,gdsc";
reg = <0xf2004 0x4>;
regulator-name = "gcc_emac1_gdsc";
parent-supply = <&VDD_CX_LEVEL>;
qcom,retain-regs;
qcom,support-hw-trigger;
};
gcc_pcie_1_gdsc: qcom,gdsc@e7004 {
compatible = "regulator-fixed";
compatible = "qcom,gdsc";
reg = <0xe7004 0x4>;
regulator-name = "gcc_pcie_1_gdsc";
parent-supply = <&VDD_CX_LEVEL>;
qcom,retain-regs;
qcom,support-hw-trigger;
};
gcc_pcie_1_phy_gdsc: qcom,gdsc@d6004 {
compatible = "regulator-fixed";
compatible = "qcom,gdsc";
reg = <0xd6004 0x4>;
regulator-name = "gcc_pcie_1_phy_gdsc";
parent-supply = <&VDD_CX_LEVEL>;
qcom,retain-regs;
qcom,support-hw-trigger;
};
gcc_pcie_2_gdsc: qcom,gdsc@e8004 {
compatible = "regulator-fixed";
compatible = "qcom,gdsc";
reg = <0xe8004 0x4>;
regulator-name = "gcc_pcie_2_gdsc";
parent-supply = <&VDD_CX_LEVEL>;
qcom,retain-regs;
qcom,support-hw-trigger;
};
gcc_pcie_2_phy_gdsc: qcom,gdsc@ee004 {
compatible = "regulator-fixed";
compatible = "qcom,gdsc";
reg = <0xee004 0x4>;
regulator-name = "gcc_pcie_2_phy_gdsc";
parent-supply = <&VDD_CX_LEVEL>;
qcom,retain-regs;
qcom,support-hw-trigger;
};
gcc_pcie_gdsc: qcom,gdsc@d3004 {
compatible = "regulator-fixed";
compatible = "qcom,gdsc";
reg = <0xd3004 0x4>;
regulator-name = "gcc_pcie_gdsc";
parent-supply = <&VDD_MXA_LEVEL>;
qcom,retain-regs;
qcom,support-hw-trigger;
};
gcc_pcie_phy_gdsc: qcom,gdsc@d4004 {
compatible = "regulator-fixed";
compatible = "qcom,gdsc";
reg = <0xd4004 0x4>;
regulator-name = "gcc_pcie_phy_gdsc";
parent-supply = <&VDD_CX_LEVEL>;
qcom,retain-regs;
qcom,support-hw-trigger;
};
gcc_usb30_gdsc: qcom,gdsc@a7004 {
compatible = "regulator-fixed";
compatible = "qcom,gdsc";
reg = <0xa7004 0x4>;
regulator-name = "gcc_usb30_gdsc";
parent-supply = <&VDD_MXA_LEVEL>;
qcom,retain-regs;
};
gcc_usb3_phy_gdsc: qcom,gdsc@a8008 {
compatible = "regulator-fixed";
compatible = "qcom,gdsc";
reg = <0xa8008 0x4>;
regulator-name = "gcc_usb3_phy_gdsc";
parent-supply = <&VDD_CX_LEVEL>;
qcom,retain-regs;
};
qnand_1: nand@1c98000 {