mirror of
https://github.com/Evolution-X-Devices/kernel_oneplus_sm8550-devicetrees
synced 2026-02-01 09:04:24 +00:00
ARM: dts: Add audio support for khaje
Enable sound node for khaje platform. Change-Id: I702844e8f7d9d9cb7861f650f5093a8b4e289827
This commit is contained in:
6
Kbuild
6
Kbuild
@@ -14,6 +14,12 @@ ifeq ($(CONFIG_ARCH_SA8155), y)
|
||||
dtbo-y += sa8155-audio.dtbo
|
||||
endif
|
||||
|
||||
ifeq ($(CONFIG_ARCH_KHAJE), y)
|
||||
dtbo-y += khaje-audio.dtbo \
|
||||
khaje-audio-idp.dtbo \
|
||||
khaje-nowcd.dtbo
|
||||
endif
|
||||
|
||||
always-y := $(dtb-y) $(dtbo-y)
|
||||
subdir-y := $(dts-dirs)
|
||||
clean-files := *.dtb *.dtbo
|
||||
|
||||
322
bengal-audio-overlay.dtsi
Normal file
322
bengal-audio-overlay.dtsi
Normal file
@@ -0,0 +1,322 @@
|
||||
#include <bindings/qcom,audio-ext-clk.h>
|
||||
#include <bindings/qcom,bolero-clk-rsc.h>
|
||||
#include <bindings/audio-codec-port-types.h>
|
||||
#include <dt-bindings/interrupt-controller/arm-gic.h>
|
||||
|
||||
&bolero_cdc {
|
||||
qcom,num-macros = <3>;
|
||||
qcom,bolero-version = <5>;
|
||||
bolero-clk-rsc-mngr {
|
||||
compatible = "qcom,bolero-clk-rsc-mngr";
|
||||
qcom,fs-gen-sequence = <0x3000 0x1 0x1>, <0x3004 0x3 0x3>,
|
||||
<0x3004 0x3 0x1>, <0x3080 0x2 0x2>;
|
||||
qcom,rx_mclk_mode_muxsel = <0x0a5640d8>;
|
||||
qcom,va_mclk_mode_muxsel = <0x0a7a0000>;
|
||||
clock-names = "tx_core_clk", "tx_npl_clk", "rx_core_clk", "rx_npl_clk",
|
||||
"va_core_clk", "va_npl_clk";
|
||||
clocks = <&clock_audio_tx_1 0>, <&clock_audio_tx_2 0>,
|
||||
<&clock_audio_rx_1 0>, <&clock_audio_rx_2 0>,
|
||||
<&clock_audio_va_1 0>, <&clock_audio_va_2 0>;
|
||||
};
|
||||
|
||||
tx_macro: tx-macro@a620000 {
|
||||
compatible = "qcom,tx-macro";
|
||||
reg = <0xa620000 0x0>;
|
||||
clock-names = "tx_core_clk", "tx_npl_clk";
|
||||
clocks = <&clock_audio_tx_1 0>,
|
||||
<&clock_audio_tx_2 0>;
|
||||
qcom,tx-dmic-sample-rate = <2400000>;
|
||||
qcom,is-used-swr-gpio = <0>;
|
||||
};
|
||||
|
||||
rx_macro: rx-macro@a600000 {
|
||||
compatible = "qcom,rx-macro";
|
||||
reg = <0xa600000 0x0>;
|
||||
clock-names = "rx_core_clk", "rx_npl_clk";
|
||||
clocks = <&clock_audio_rx_1 0>,
|
||||
<&clock_audio_rx_2 0>;
|
||||
qcom,rx-swr-gpios = <&rx_swr_gpios>;
|
||||
qcom,rx_mclk_mode_muxsel = <0x0a5640d8>;
|
||||
qcom,rx-bcl-pmic-params = /bits/ 8 <0x00 0x04 0x3E>;
|
||||
qcom,default-clk-id = <TX_CORE_CLK>;
|
||||
swr1: rx_swr_master {
|
||||
compatible = "qcom,swr-mstr";
|
||||
#address-cells = <2>;
|
||||
#size-cells = <0>;
|
||||
clock-names = "lpass_audio_hw_vote";
|
||||
clocks = <&lpass_audio_hw_vote 0>;
|
||||
qcom,swr-master-version = <0x01060000>;
|
||||
qcom,swr_master_id = <2>;
|
||||
qcom,swrm-hctl-reg = <0x0a6a9098>;
|
||||
qcom,mipi-sdw-block-packing-mode = <1>;
|
||||
swrm-io-base = <0xa610000 0x0>;
|
||||
interrupts = <0 297 IRQ_TYPE_LEVEL_HIGH>;
|
||||
interrupt-names = "swr_master_irq";
|
||||
qcom,swr-num-ports = <5>;
|
||||
qcom,swr-port-mapping = <1 HPH_L 0x1>,
|
||||
<1 HPH_R 0x2>, <2 CLSH 0x1>,
|
||||
<3 COMP_L 0x1>, <3 COMP_R 0x2>,
|
||||
<4 LO 0x1>, <5 DSD_L 0x1>,
|
||||
<5 DSD_R 0x2>;
|
||||
qcom,swr-num-dev = <1>;
|
||||
qcom,disable-div2-clk-switch = <1>;
|
||||
qcom,swr-clock-stop-mode0 = <1>;
|
||||
wcd937x_rx_slave: wcd937x-rx-slave {
|
||||
compatible = "qcom,wcd937x-slave";
|
||||
reg = <0x0A 0x01170224>;
|
||||
};
|
||||
};
|
||||
};
|
||||
|
||||
va_macro: va-macro@a730000 {
|
||||
compatible = "qcom,va-macro";
|
||||
reg = <0xa730000 0x0>;
|
||||
clock-names = "lpass_audio_hw_vote";
|
||||
clocks = <&lpass_audio_hw_vote 0>;
|
||||
qcom,va-dmic-sample-rate = <600000>;
|
||||
qcom,va-clk-mux-select = <1>;
|
||||
qcom,va-island-mode-muxsel = <0x0a7a0000>;
|
||||
qcom,default-clk-id = <TX_CORE_CLK>;
|
||||
qcom,is-used-swr-gpio = <1>;
|
||||
qcom,va-swr-gpios = <&va_swr_gpios>;
|
||||
swr0: va_swr_master {
|
||||
compatible = "qcom,swr-mstr";
|
||||
#address-cells = <2>;
|
||||
#size-cells = <0>;
|
||||
clock-names = "lpass_audio_hw_vote";
|
||||
clocks = <&lpass_audio_hw_vote 0>;
|
||||
qcom,swr-master-version = <0x01060000>;
|
||||
qcom,swr_master_id = <3>;
|
||||
qcom,swrm-hctl-reg = <0x0a7ec100>;
|
||||
qcom,mipi-sdw-block-packing-mode = <1>;
|
||||
swrm-io-base = <0xa740000 0x0>;
|
||||
interrupts =
|
||||
<0 296 IRQ_TYPE_LEVEL_HIGH>,
|
||||
<0 79 IRQ_TYPE_LEVEL_HIGH>;
|
||||
interrupt-names = "swr_master_irq", "swr_wake_irq";
|
||||
qcom,swr-wakeup-required = <1>;
|
||||
qcom,swr-num-ports = <3>;
|
||||
qcom,swr-port-mapping = <1 ADC1 0x1>, <1 ADC2 0x2>,
|
||||
<1 ADC3 0x4>, <1 ADC4 0x8>,
|
||||
<2 DMIC0 0x1>, <2 DMIC1 0x2>,
|
||||
<2 DMIC2 0x4>, <2 DMIC3 0x8>,
|
||||
<3 DMIC4 0x1>, <3 DMIC5 0x2>,
|
||||
<3 DMIC6 0x4>, <3 DMIC7 0x8>;
|
||||
qcom,swr-num-dev = <1>;
|
||||
qcom,swr-clock-stop-mode0 = <1>;
|
||||
qcom,swr-mstr-irq-wakeup-capable = <1>;
|
||||
qcom,is-always-on = <1>;//check
|
||||
wcd937x_tx_slave: wcd937x-tx-slave {
|
||||
compatible = "qcom,wcd937x-slave";
|
||||
reg = <0x0A 0x01170223>;
|
||||
};
|
||||
};
|
||||
};
|
||||
|
||||
wcd937x_codec: wcd937x-codec {
|
||||
compatible = "qcom,wcd937x-codec";
|
||||
qcom,split-codec = <1>;
|
||||
qcom,rx_swr_ch_map = <0 HPH_L 0x1 0 HPH_L>,
|
||||
<0 HPH_R 0x2 0 HPH_R>, <1 CLSH 0x1 0 CLSH>,
|
||||
<2 COMP_L 0x1 0 COMP_L>, <2 COMP_R 0x2 0 COMP_R>,
|
||||
<3 LO 0x1 0 LO>, <4 DSD_L 0x1 0 DSD_L>,
|
||||
<4 DSD_R 0x2 0 DSD_R>;
|
||||
qcom,tx_swr_ch_map = <0 ADC1 0x1 0 ADC1>,
|
||||
<1 ADC2 0x1 0 DMIC0>, <1 ADC3 0x2 0 DMIC1>,
|
||||
<2 DMIC0 0x1 0 DMIC4>, <2 DMIC1 0x2 0 DMIC5>,
|
||||
<2 MBHC 0x4 0 DMIC6>, <3 DMIC2 0x1 0 DMIC4>,
|
||||
<3 DMIC3 0x2 0 DMIC5>, <3 DMIC4 0x4 0 DMIC6>,
|
||||
<3 DMIC5 0x8 0 DMIC7>;
|
||||
|
||||
qcom,swr-tx-port-params =
|
||||
<OFFSET1_VAL0 LANE1>, <OFFSET1_VAL5 LANE0>, <OFFSET1_VAL1 LANE0>, <OFFSET1_VAL1 LANE0>,
|
||||
<OFFSET1_VAL0 LANE1>, <OFFSET1_VAL2 LANE0>, <OFFSET1_VAL1 LANE0>, <OFFSET1_VAL1 LANE0>,
|
||||
<OFFSET1_VAL1 LANE0>, <OFFSET1_VAL1 LANE0>, <OFFSET1_VAL1 LANE0>, <OFFSET1_VAL1 LANE0>,
|
||||
<OFFSET1_VAL1 LANE0>, <OFFSET1_VAL1 LANE0>, <OFFSET1_VAL1 LANE0>, <OFFSET1_VAL1 LANE0>;
|
||||
qcom,wcd-rst-gpio-node = <&wcd937x_rst_gpio>;
|
||||
qcom,rx-slave = <&wcd937x_rx_slave>;
|
||||
qcom,tx-slave = <&wcd937x_tx_slave>;
|
||||
|
||||
cdc-vdd-rxtx-supply = <&L9A>;
|
||||
qcom,cdc-vdd-rxtx-voltage = <1800000 1800000>;
|
||||
qcom,cdc-vdd-rxtx-current = <10000>;
|
||||
|
||||
cdc-vddpx-supply = <&L9A>;
|
||||
qcom,cdc-vddpx-voltage = <1800000 1800000>;
|
||||
qcom,cdc-vddpx-current = <20000>;
|
||||
|
||||
cdc-vdd-buck-supply = <&L14A>;
|
||||
qcom,cdc-vdd-buck-voltage = <1800000 1800000>;
|
||||
qcom,cdc-vdd-buck-current = <650000>;
|
||||
|
||||
qcom,cdc-micbias1-mv = <1800>;
|
||||
qcom,cdc-micbias2-mv = <1800>;
|
||||
qcom,cdc-micbias3-mv = <1800>;
|
||||
|
||||
qcom,cdc-static-supplies = "cdc-vdd-rxtx",
|
||||
"cdc-vddpx";
|
||||
qcom,cdc-on-demand-supplies = "cdc-vdd-buck";
|
||||
};
|
||||
};
|
||||
|
||||
&spf_core_platform {
|
||||
bengal_snd: sound {
|
||||
qcom,model = "bengal-idp-snd-card";
|
||||
qcom,msm-mi2s-master = <1>, <1>, <1>, <1>;
|
||||
qcom,wcn-btfm = <0>;
|
||||
qcom,va-bolero-codec = <1>;
|
||||
qcom,rxtx-bolero-codec = <1>;
|
||||
qcom,audio-routing =
|
||||
"AMIC1", "Analog Mic1",
|
||||
"AMIC1", "MIC BIAS1",
|
||||
"AMIC2", "Analog Mic2",
|
||||
"AMIC2", "MIC BIAS2",
|
||||
"AMIC3", "Analog Mic3",
|
||||
"AMIC3", "MIC BIAS3",
|
||||
"TX DMIC0", "Digital Mic0",
|
||||
"TX DMIC0", "MIC BIAS1",
|
||||
"TX DMIC1", "Digital Mic1",
|
||||
"TX DMIC1", "MIC BIAS1",
|
||||
"TX DMIC2", "Digital Mic2",
|
||||
"TX DMIC2", "MIC BIAS3",
|
||||
"TX DMIC3", "Digital Mic3",
|
||||
"TX DMIC3", "MIC BIAS3",
|
||||
"IN1_HPHL", "HPHL_OUT",
|
||||
"IN2_HPHR", "HPHR_OUT",
|
||||
"IN3_AUX", "AUX_OUT",
|
||||
"RX_TX DEC0_INP", "TX DEC0 MUX",
|
||||
"RX_TX DEC1_INP", "TX DEC1 MUX",
|
||||
"RX_TX DEC2_INP", "TX DEC2 MUX",
|
||||
"RX_TX DEC3_INP", "TX DEC3 MUX",
|
||||
"SpkrMono WSA_IN", "AUX",
|
||||
"TX SWR_INPUT", "WCD_TX_OUTPUT",
|
||||
"VA SWR_INPUT", "VA_SWR_CLK",
|
||||
"VA SWR_INPUT", "WCD_TX_OUTPUT",
|
||||
"TX_AIF1 CAP", "VA_TX_SWR_CLK",
|
||||
"TX_AIF2 CAP", "VA_TX_SWR_CLK",
|
||||
"TX_AIF3 CAP", "VA_TX_SWR_CLK",
|
||||
"VA DMIC0", "Digital Mic0",
|
||||
"VA DMIC1", "Digital Mic1",
|
||||
"VA DMIC2", "Digital Mic2",
|
||||
"VA DMIC3", "Digital Mic3",
|
||||
"VA DMIC0", "VA MIC BIAS1",
|
||||
"VA DMIC1", "VA MIC BIAS1",
|
||||
"VA DMIC2", "VA MIC BIAS3",
|
||||
"VA DMIC3", "VA MIC BIAS3";
|
||||
qcom,msm-mbhc-hphl-swh = <1>;
|
||||
qcom,msm-mbhc-gnd-swh = <1>;
|
||||
qcom,cdc-dmic01-gpios = <&cdc_dmic01_gpios>;
|
||||
qcom,cdc-dmic23-gpios = <&cdc_dmic23_gpios>;
|
||||
|
||||
nvmem-cells = <&adsp_variant>;
|
||||
nvmem-cell-names = "adsp_variant";
|
||||
|
||||
asoc-codec = <&stub_codec>, <&bolero_cdc>,
|
||||
<&wcd937x_codec> , <&wsa881x_i2c_e>;
|
||||
asoc-codec-names = "msm-stub-codec.1", "bolero-codec",
|
||||
"wcd937x_codec", "wsa-codec0";
|
||||
qcom,wsa-max-devs = <1>;
|
||||
//qcom,wsa-devs = <&wsa881x_i2c_e>;
|
||||
qcom,wsa-aux-dev-prefix = "SpkrMono";
|
||||
qcom,msm_audio_ssr_devs = <&audio_gpr>, <&bolero_cdc>,
|
||||
<&lpi_tlmm>;
|
||||
};
|
||||
};
|
||||
|
||||
&qupv3_se1_i2c {
|
||||
wsa881x_i2c_e: wsa881x-i2c-codec@e {
|
||||
compatible = "qcom,wsa881x-i2c-codec";
|
||||
reg = <0x0e>;
|
||||
clock-names = "wsa_mclk";
|
||||
clocks = <&wsa881x_analog_clk 0>;
|
||||
qcom,wsa-analog-clk-gpio = <&wsa881x_analog_clk_gpio>;
|
||||
qcom,wsa-analog-reset-gpio = <&wsa881x_analog_reset_gpio>;
|
||||
qcom,wsa-prefix = "SpkrMono";
|
||||
};
|
||||
|
||||
wsa881x_i2c_44: wsa881x-i2c-codec@44 {
|
||||
compatible = "qcom,wsa881x-i2c-codec";
|
||||
reg = <0x044>;
|
||||
};
|
||||
};
|
||||
|
||||
&soc {
|
||||
wcd937x_rst_gpio: msm_cdc_pinctrl@92 {
|
||||
compatible = "qcom,msm-cdc-pinctrl";
|
||||
pinctrl-names = "aud_active", "aud_sleep";
|
||||
pinctrl-0 = <&wcd937x_reset_active>;
|
||||
pinctrl-1 = <&wcd937x_reset_sleep>;
|
||||
#gpio-cells = <0>;
|
||||
};
|
||||
|
||||
wsa881x_analog_reset_gpio: msm_cdc_pinctrl@106 {
|
||||
compatible = "qcom,msm-cdc-pinctrl";
|
||||
pinctrl-names = "aud_active", "aud_sleep";
|
||||
pinctrl-0 = <&spkr_1_sd_n_active>;
|
||||
pinctrl-1 = <&spkr_1_sd_n_sleep>;
|
||||
#gpio-cells = <0>;
|
||||
};
|
||||
|
||||
wsa881x_analog_clk: wsa_ana_clk {
|
||||
compatible = "qcom,audio-ref-clk";
|
||||
qcom,codec-ext-clk-src = <AUDIO_LPASS_MCLK_2>;
|
||||
qcom,codec-lpass-ext-clk-freq = <9600000>;
|
||||
qcom,codec-lpass-clk-id = <0x301>;
|
||||
#clock-cells = <1>;
|
||||
};
|
||||
|
||||
clock_audio_rx_1: rx_core_clk {
|
||||
compatible = "qcom,audio-ref-clk";
|
||||
qcom,codec-ext-clk-src = <AUDIO_LPASS_MCLK_4>;
|
||||
qcom,codec-lpass-ext-clk-freq = <22579200>;
|
||||
qcom,codec-lpass-clk-id = <0x30E>;
|
||||
#clock-cells = <1>;
|
||||
};
|
||||
|
||||
clock_audio_rx_2: rx_npl_clk {
|
||||
compatible = "qcom,audio-ref-clk";
|
||||
qcom,codec-ext-clk-src = <AUDIO_LPASS_MCLK_5>;
|
||||
qcom,codec-lpass-ext-clk-freq = <22579200>;
|
||||
qcom,codec-lpass-clk-id = <0x30F>;
|
||||
#clock-cells = <1>;
|
||||
};
|
||||
|
||||
clock_audio_tx_1: tx_core_clk {
|
||||
compatible = "qcom,audio-ref-clk";
|
||||
qcom,codec-ext-clk-src = <AUDIO_LPASS_MCLK_6>;
|
||||
qcom,codec-lpass-ext-clk-freq = <19200000>;
|
||||
qcom,codec-lpass-clk-id = <0x30C>;
|
||||
#clock-cells = <1>;
|
||||
};
|
||||
|
||||
clock_audio_tx_2: tx_npl_clk {
|
||||
compatible = "qcom,audio-ref-clk";
|
||||
qcom,codec-ext-clk-src = <AUDIO_LPASS_MCLK_7>;
|
||||
qcom,codec-lpass-ext-clk-freq = <19200000>;
|
||||
qcom,codec-lpass-clk-id = <0x30D>;
|
||||
#clock-cells = <1>;
|
||||
};
|
||||
|
||||
clock_audio_va_1: va_core_clk {
|
||||
compatible = "qcom,audio-ref-clk";
|
||||
qcom,codec-ext-clk-src = <AUDIO_LPASS_MCLK>;
|
||||
qcom,codec-lpass-ext-clk-freq = <19200000>;
|
||||
qcom,codec-lpass-clk-id = <0x30B>;
|
||||
#clock-cells = <1>;
|
||||
};
|
||||
|
||||
clock_audio_va_2: va_npl_clk {
|
||||
compatible = "qcom,audio-ref-clk";
|
||||
qcom,codec-ext-clk-src = <AUDIO_LPASS_MCLK_8>;
|
||||
qcom,codec-lpass-ext-clk-freq = <19200000>;
|
||||
qcom,codec-lpass-clk-id = <0x310>;
|
||||
#clock-cells = <1>;
|
||||
};
|
||||
};
|
||||
|
||||
&adsp_loader {
|
||||
nvmem-cells = <&adsp_variant>;
|
||||
nvmem-cell-names = "adsp_variant";
|
||||
adsp-fw-names = "adsp2";
|
||||
adsp-fw-bit-values = <0x1>;
|
||||
};
|
||||
148
bengal-audio.dtsi
Normal file
148
bengal-audio.dtsi
Normal file
@@ -0,0 +1,148 @@
|
||||
#include <bindings/qcom,audio-ext-clk.h>
|
||||
#include <bindings/qcom,gpr.h>
|
||||
#include "msm-audio-lpass.dtsi"
|
||||
|
||||
&soc {
|
||||
spf_core_platform: spf_core_platform {
|
||||
compatible = "qcom,spf-core-platform";
|
||||
};
|
||||
|
||||
lpass_audio_hw_vote: vote_lpass_audio_hw {
|
||||
compatible = "qcom,audio-ref-clk";
|
||||
qcom,codec-ext-clk-src = <AUDIO_LPASS_AUDIO_HW_VOTE>;
|
||||
#clock-cells = <1>;
|
||||
};
|
||||
};
|
||||
|
||||
#include "bengal-lpi.dtsi"
|
||||
|
||||
&glink_edge {
|
||||
audio_gpr: qcom,gpr {
|
||||
compatible = "qcom,gpr";
|
||||
qcom,glink-channels = "adsp_apps";
|
||||
qcom,intents = <0x200 20>;
|
||||
reg = <GPR_DOMAIN_ADSP>;
|
||||
|
||||
spf_core {
|
||||
compatible = "qcom,spf_core";
|
||||
reg = <GPR_SVC_ADSP_CORE>;
|
||||
};
|
||||
|
||||
audio-pkt {
|
||||
compatible = "qcom,audio-pkt";
|
||||
qcom,audiopkt-ch-name = "apr_audio_svc";
|
||||
reg = <GPR_SVC_MAX>;
|
||||
};
|
||||
|
||||
audio_prm: q6prm {
|
||||
compatible = "qcom,audio_prm";
|
||||
reg = <GPR_SVC_ASM>;
|
||||
};
|
||||
};
|
||||
};
|
||||
|
||||
&spf_core_platform {
|
||||
msm_audio_ion: qcom,msm-audio-ion {
|
||||
compatible = "qcom,msm-audio-ion";
|
||||
qcom,smmu-version = <2>;
|
||||
qcom,smmu-enabled;
|
||||
iommus = <&apps_smmu 0x01c1 0x0>;
|
||||
qcom,smmu-sid-mask = /bits/ 64 <0xf>;
|
||||
qcom,iommu-dma-addr-pool = <0x10000000 0x10000000>;
|
||||
};
|
||||
|
||||
cdc_dmic01_gpios: cdc_dmic01_pinctrl {
|
||||
compatible = "qcom,msm-cdc-pinctrl";
|
||||
pinctrl-names = "aud_active", "aud_sleep";
|
||||
pinctrl-0 = <&cdc_dmic01_clk_active &cdc_dmic01_data_active>;
|
||||
pinctrl-1 = <&cdc_dmic01_clk_sleep &cdc_dmic01_data_sleep>;
|
||||
qcom,lpi-gpios;
|
||||
#gpio-cells = <0>;
|
||||
};
|
||||
|
||||
cdc_dmic23_gpios: cdc_dmic23_pinctrl {
|
||||
compatible = "qcom,msm-cdc-pinctrl";
|
||||
pinctrl-names = "aud_active", "aud_sleep";
|
||||
pinctrl-0 = <&cdc_dmic23_clk_active &cdc_dmic23_data_active>;
|
||||
pinctrl-1 = <&cdc_dmic23_clk_sleep &cdc_dmic23_data_sleep>;
|
||||
qcom,lpi-gpios;
|
||||
#gpio-cells = <0>;
|
||||
};
|
||||
|
||||
rx_swr_gpios: rx_swr_clk_data_pinctrl {
|
||||
compatible = "qcom,msm-cdc-pinctrl";
|
||||
pinctrl-names = "aud_active", "aud_sleep";
|
||||
pinctrl-0 = <&rx_swr_clk_active &rx_swr_data_active
|
||||
&rx_swr_data1_active>;
|
||||
pinctrl-1 = <&rx_swr_clk_sleep &rx_swr_data_sleep
|
||||
&rx_swr_data1_sleep>;
|
||||
qcom,lpi-gpios;
|
||||
#gpio-cells = <0>;
|
||||
};
|
||||
|
||||
va_swr_gpios: va_swr_clk_data_pinctrl {
|
||||
compatible = "qcom,msm-cdc-pinctrl";
|
||||
pinctrl-names = "aud_active", "aud_sleep";
|
||||
pinctrl-0 = <&tx_swr_clk_active &tx_swr_data1_active
|
||||
&tx_swr_data2_active>;
|
||||
pinctrl-1 = <&tx_swr_clk_sleep &tx_swr_data1_sleep
|
||||
&tx_swr_data2_sleep>;
|
||||
qcom,lpi-gpios;
|
||||
qcom,chip-wakeup-reg = <0x003ca04c>;
|
||||
qcom,chip-wakeup-maskbit = <0>;
|
||||
qcom,chip-wakeup-default-val = <0x1>;
|
||||
#gpio-cells = <0>;
|
||||
};
|
||||
|
||||
wsa881x_analog_clk_gpio: msm_cdc_pinctrl@18 {
|
||||
compatible = "qcom,msm-cdc-pinctrl";
|
||||
pinctrl-names = "aud_active", "aud_sleep";
|
||||
pinctrl-0 = <&wsa_mclk_active>;
|
||||
pinctrl-1 = <&wsa_mclk_sleep>;
|
||||
qcom,lpi-gpios;
|
||||
#gpio-cells = <0>;
|
||||
};
|
||||
|
||||
bolero_cdc: bolero-codec {
|
||||
compatible = "qcom,bolero-codec";
|
||||
clock-names = "lpass_audio_hw_vote";
|
||||
clocks = <&lpass_audio_hw_vote 0>;
|
||||
|
||||
bolero-clk-rsc-mngr {
|
||||
compatible = "qcom,bolero-clk-rsc-mngr";
|
||||
};
|
||||
|
||||
va_macro: va-macro@a730000 {
|
||||
swr0: va_swr_master {
|
||||
};
|
||||
};
|
||||
|
||||
rx_macro: rx-macro@a600000 {
|
||||
swr1: rx_swr_master {
|
||||
};
|
||||
};
|
||||
};
|
||||
|
||||
bengal_snd: sound {
|
||||
compatible = "qcom,bengal-asoc-snd";
|
||||
qcom,mi2s-audio-intf = <0>;
|
||||
qcom,auxpcm-audio-intf = <0>;
|
||||
qcom,tdm-audio-intf = <0>;
|
||||
qcom,wcn-btfm = <0>;
|
||||
qcom,afe-rxtx-lb = <0>;
|
||||
fsa4480-i2c-handle = <&fsa4480>;
|
||||
};
|
||||
};
|
||||
|
||||
&qupv3_se1_i2c {
|
||||
status = "ok";
|
||||
fsa4480: fsa4480@42 {
|
||||
compatible = "qcom,fsa4480-i2c";
|
||||
reg = <0x42>;
|
||||
};
|
||||
};
|
||||
|
||||
&aliases {
|
||||
swr0 = "/soc/spf_core_platform/bolero-codec/va-macro@a730000/va_swr_master";
|
||||
swr1 = "/soc/spf_core_platform/bolero-codec/rx-macro@a600000/rx_swr_master";
|
||||
};
|
||||
1957
bengal-lpi.dtsi
Normal file
1957
bengal-lpi.dtsi
Normal file
File diff suppressed because it is too large
Load Diff
17
bengal-nowcd.dtsi
Normal file
17
bengal-nowcd.dtsi
Normal file
@@ -0,0 +1,17 @@
|
||||
#include "bengal-audio-overlay.dtsi"
|
||||
|
||||
&wcd937x_codec {
|
||||
status = "disabled";
|
||||
};
|
||||
|
||||
&wcd937x_rx_slave {
|
||||
status = "disabled";
|
||||
};
|
||||
|
||||
&wcd937x_tx_slave {
|
||||
status = "disabled";
|
||||
};
|
||||
|
||||
&bengal_snd {
|
||||
qcom,codec-max-aux-devs = <0>;
|
||||
};
|
||||
11
khaje-audio-idp.dts
Normal file
11
khaje-audio-idp.dts
Normal file
@@ -0,0 +1,11 @@
|
||||
/dts-v1/;
|
||||
/plugin/;
|
||||
|
||||
#include "bengal-audio-overlay.dtsi"
|
||||
/ {
|
||||
model = "Qualcomm Technologies, Inc. Khaje IDP";
|
||||
compatible = "qcom,khaje-idp", "qcom,khaje", "qcom,idp";
|
||||
qcom,msm-id = <518 0x10000>;
|
||||
qcom,board-id = <0x10022 0>;
|
||||
qcom,pmic-id = <0x2D 0x2E 0x0 0x0>;
|
||||
};
|
||||
14
khaje-audio.dts
Normal file
14
khaje-audio.dts
Normal file
@@ -0,0 +1,14 @@
|
||||
/dts-v1/;
|
||||
/plugin/;
|
||||
|
||||
#include <dt-bindings/clock/qcom,gcc-khaje.h>
|
||||
#include <dt-bindings/clock/qcom,gpucc-khaje.h>
|
||||
#include <dt-bindings/interrupt-controller/arm-gic.h>
|
||||
#include <dt-bindings/interconnect/qcom,bengal.h>
|
||||
#include "bengal-audio.dtsi"
|
||||
/ {
|
||||
model = "Qualcomm Technologies, Inc. Khaje SoC";
|
||||
compatible = "qcom,khaje";
|
||||
qcom,msm-id = <518 0x10000>;
|
||||
qcom,board-id = <0 0>;
|
||||
};
|
||||
16
khaje-nowcd.dts
Normal file
16
khaje-nowcd.dts
Normal file
@@ -0,0 +1,16 @@
|
||||
/dts-v1/;
|
||||
/plugin/;
|
||||
|
||||
#include <dt-bindings/clock/qcom,gcc-khaje.h>
|
||||
#include <dt-bindings/clock/qcom,gpucc-khaje.h>
|
||||
#include <dt-bindings/interrupt-controller/arm-gic.h>
|
||||
#include <dt-bindings/interconnect/qcom,bengal.h>
|
||||
#include "bengal-nowcd.dtsi"
|
||||
/ {
|
||||
model = "Qualcomm Technologies, Inc. Khaje QRD NOWCD9375";
|
||||
compatible = "qcom,khaje-qrd", "qcom,khaje", "qcom,qrd";
|
||||
qcom,msm-id = <518 0x10000>;
|
||||
qcom,board-id = <0x2010B 0>;
|
||||
qcom,pmic-id = <0x2D 0x2E 0x0 0x0>;
|
||||
};
|
||||
|
||||
Reference in New Issue
Block a user