Evolution-x-devices/kernel_oneplus_sm8550-devicetrees
2
0
Fork 0
mirror of https://github.com/Evolution-X-Devices/kernel_oneplus_sm8550-devicetrees synced 2026-02-01 09:04:24 +00:00
Code Issues Packages Projects Releases Wiki Activity

Merge "ARM: dts: msm: Add support for PCIe virtual functions"

Browse Source
This commit is contained in:
qctecmdr
2022-07-14 11:55:22 -07:00
committed by Gerrit - the friendly Code Review server
parent c29da211cd e3678ad0cc
commit 4bbd5b2ff9
2 changed files with 21 additions and 8 deletions
Download Patch File Download Diff File Expand all files Collapse all files

6
qcom/cinder-rumi.dtsi
View File

@@ -1,5 +1,5 @@
&chosen {
bootargs = "nokaslr kpti=0 log_buf_len=256K swiotlb=32768 loop.max_part=7";
bootargs = "nokaslr kpti=0 log_buf_len=256K swiotlb=0 loop.max_part=7 fw_devlink.strict=1";
};
&arch_timer {
@@ -14,14 +14,16 @@
pcie_ep: qcom,pcie@48020000 {
compatible = "qcom,pcie-ep";
reg = <0x48020000 0x10000>,
<0x48030000 0x40000>,
<0x48000000 0xf20>,
<0x48001000 0x800>,
<0x48000f40 0xa8>,
<0x48010000 0x10000>,
<0x01c00000 0x4000>,
<0x01c10000 0x10000>,
<0x01c04000 0x1000>,
<0x01c09054 0x4>;
reg-names = "msi", "dm_core", "elbi", "iatu",
reg-names = "msi", "msi_vf","dm_core", "dm_core_vf","elbi", "iatu",
"parf", "phy", "mmio", "rumi";
qcom,pcie-link-speed = <1>;

23
qcom/cinder.dtsi
View File

@@ -1071,8 +1071,9 @@
pcie_ep: qcom,pcie@48020000 {
compatible = "qcom,pcie-ep";
reg = <0x48020000 0x10000>,
reg = <0x48020000 0x100>,
<0x48000000 0xf20>,
<0x48001000 0x800>,
<0x48000f40 0xa8>,
<0x48010000 0x10000>,
<0x48002000 0x1400>,
@@ -1081,11 +1082,12 @@
<0x01c10000 0x10000>,
<0x01c04000 0x1000>,
<0x01fcb000 0x1000>,
<0xc2f1000 0x4>;
reg-names = "msi", "dm_core", "elbi", "iatu",
<0xc2f1000 0x4>,
<0x48030000 0x100>;
reg-names = "msi", "dm_core", "dm_core_vf", "elbi", "iatu",
"msix_table", "msix_pba", "parf",
"phy", "mmio", "tcsr_pcie_perst_en",
"aoss_cc_reset";
"aoss_cc_reset", "msi_vf";
#address-cells = <0>;
interrupt-parent = <&pcie_ep>;
@@ -1142,9 +1144,11 @@
qcom,pcie-active-config;
qcom,pcie-aggregated-irq;
qcom,pcie-mhi-a7-irq;
qcom,tcsr-not-supported;
qcom,phy-status-reg2 = <0x1214>;
qcom,mhi-soc-reset-offset = <0xb01b8>;
qcom,aux-clk = <0x11>;
qcom,sriov-mask = <0x1E0>;
qcom,phy-init = <0x9040 0x01 0x0
0x80c4 0x00 0x0
@@ -1254,13 +1258,20 @@
qcom,mhi-ep-msi = <0>;
qcom,mhi-version = <0x1000000>;
qcom,use-mhi-dma-software-channel;
interrupts = <GIC_SPI 567 IRQ_TYPE_LEVEL_HIGH>;
interrupt-names = "mhi-device-inta";
interrupts = <GIC_SPI 567 IRQ_TYPE_LEVEL_HIGH>,
<GIC_SPI 611 IRQ_TYPE_LEVEL_HIGH>,
<GIC_SPI 612 IRQ_TYPE_LEVEL_HIGH>,
<GIC_SPI 613 IRQ_TYPE_LEVEL_HIGH>,
<GIC_SPI 614 IRQ_TYPE_LEVEL_HIGH>;
interrupt-names = "mhi-device-inta", "mhi-virt-device-int-0",
"mhi-virt-device-int-1", "mhi-virt-device-int-2",
"mhi-virt-device-int-3";
qcom,mhi-ifc-id = <0x060017cb>;
qcom,mhi-chan-hw-base = <104>;
qcom,mhi-interrupt;
qcom,no-m0-timeout;
qcom,mhi-is-flashless;
qcom,mhi-has-smmu;
status = "ok";
};