mirror of
https://github.com/Evolution-X-Devices/kernel_xiaomi_sm8450-devicetrees
synced 2026-02-01 08:51:30 +00:00
ARM: dts: msm: Add glink entries for Lahaina
Add the device tree entries for glink driver. Add the device tree entry for glink packet driver. Change-Id: I18ce4a93a00d10c8f08aa06c04861bbccc191f2e
This commit is contained in:
committed by
Gerrit - the friendly Code Review server
parent
1f039c47fa
commit
0ce14cc472
@@ -1284,6 +1284,120 @@
|
||||
#size-cells = <1>;
|
||||
ranges;
|
||||
|
||||
glink_modem: modem {
|
||||
qcom,remote-pid = <1>;
|
||||
transport = "smem";
|
||||
mboxes = <&ipcc_mproc IPCC_CLIENT_MPSS
|
||||
IPCC_MPROC_SIGNAL_GLINK_QMP>;
|
||||
mbox-names = "mpss_smem";
|
||||
interrupt-parent = <&ipcc_mproc>;
|
||||
interrupts = <IPCC_CLIENT_MPSS
|
||||
IPCC_MPROC_SIGNAL_GLINK_QMP
|
||||
IRQ_TYPE_EDGE_RISING>;
|
||||
|
||||
label = "modem";
|
||||
qcom,glink-label = "mpss";
|
||||
|
||||
qcom,modem_qrtr {
|
||||
qcom,glink-channels = "IPCRTR";
|
||||
qcom,low-latency;
|
||||
qcom,intents = <0x800 5
|
||||
0x2000 3
|
||||
0x4400 2>;
|
||||
};
|
||||
|
||||
qcom,modem_ds {
|
||||
qcom,glink-channels = "DS";
|
||||
qcom,intents = <0x4000 0x2>;
|
||||
};
|
||||
|
||||
qcom,modem_glink_ssr {
|
||||
qcom,glink-channels = "glink_ssr";
|
||||
qcom,notify-edges = <&glink_adsp>,
|
||||
<&glink_slpi>,
|
||||
<&glink_spss>;
|
||||
};
|
||||
};
|
||||
|
||||
glink_adsp: adsp {
|
||||
qcom,remote-pid = <2>;
|
||||
transport = "smem";
|
||||
mboxes = <&ipcc_mproc IPCC_CLIENT_LPASS
|
||||
IPCC_MPROC_SIGNAL_GLINK_QMP>;
|
||||
mbox-names = "adsp_smem";
|
||||
interrupt-parent = <&ipcc_mproc>;
|
||||
interrupts = <IPCC_CLIENT_LPASS
|
||||
IPCC_MPROC_SIGNAL_GLINK_QMP
|
||||
IRQ_TYPE_EDGE_RISING>;
|
||||
|
||||
label = "adsp";
|
||||
qcom,glink-label = "lpass";
|
||||
|
||||
qcom,adsp_qrtr {
|
||||
qcom,glink-channels = "IPCRTR";
|
||||
qcom,intents = <0x800 5
|
||||
0x2000 3
|
||||
0x4400 2>;
|
||||
};
|
||||
|
||||
qcom,adsp_glink_ssr {
|
||||
qcom,glink-channels = "glink_ssr";
|
||||
qcom,notify-edges = <&glink_slpi>,
|
||||
<&glink_modem>;
|
||||
};
|
||||
};
|
||||
|
||||
glink_slpi: dsps {
|
||||
qcom,remote-pid = <3>;
|
||||
transport = "smem";
|
||||
mboxes = <&ipcc_mproc IPCC_CLIENT_SLPI
|
||||
IPCC_MPROC_SIGNAL_GLINK_QMP>;
|
||||
mbox-names = "dsps_smem";
|
||||
interrupt-parent = <&ipcc_mproc>;
|
||||
interrupts = <IPCC_CLIENT_SLPI
|
||||
IPCC_MPROC_SIGNAL_GLINK_QMP
|
||||
IRQ_TYPE_EDGE_RISING>;
|
||||
|
||||
label = "slpi";
|
||||
qcom,glink-label = "dsps";
|
||||
|
||||
qcom,slpi_qrtr {
|
||||
qcom,glink-channels = "IPCRTR";
|
||||
qcom,low-latency;
|
||||
qcom,intents = <0x800 5
|
||||
0x2000 3
|
||||
0x4400 2>;
|
||||
};
|
||||
|
||||
qcom,slpi_glink_ssr {
|
||||
qcom,glink-channels = "glink_ssr";
|
||||
qcom,notify-edges = <&glink_adsp>,
|
||||
<&glink_modem>;
|
||||
};
|
||||
};
|
||||
|
||||
glink_cdsp: cdsp {
|
||||
qcom,remote-pid = <5>;
|
||||
transport = "smem";
|
||||
mboxes = <&ipcc_mproc IPCC_CLIENT_CDSP
|
||||
IPCC_MPROC_SIGNAL_GLINK_QMP>;
|
||||
mbox-names = "dsps_smem";
|
||||
interrupt-parent = <&ipcc_mproc>;
|
||||
interrupts = <IPCC_CLIENT_CDSP
|
||||
IPCC_MPROC_SIGNAL_GLINK_QMP
|
||||
IRQ_TYPE_EDGE_RISING>;
|
||||
|
||||
label = "cdsp";
|
||||
qcom,glink-label = "cdsp";
|
||||
|
||||
qcom,cdsp_qrtr {
|
||||
qcom,glink-channels = "IPCRTR";
|
||||
qcom,intents = <0x800 5
|
||||
0x2000 3
|
||||
0x4400 2>;
|
||||
};
|
||||
};
|
||||
|
||||
glink_spss: spss {
|
||||
qcom,remote-pid = <8>;
|
||||
transport = "spss";
|
||||
@@ -1304,6 +1418,46 @@
|
||||
qcom,glink-label = "spss";
|
||||
};
|
||||
};
|
||||
|
||||
qcom,glinkpkt {
|
||||
compatible = "qcom,glinkpkt";
|
||||
|
||||
qcom,glinkpkt-at-mdm0 {
|
||||
qcom,glinkpkt-edge = "mpss";
|
||||
qcom,glinkpkt-ch-name = "DS";
|
||||
qcom,glinkpkt-dev-name = "at_mdm0";
|
||||
};
|
||||
|
||||
qcom,glinkpkt-apr-apps2 {
|
||||
qcom,glinkpkt-edge = "adsp";
|
||||
qcom,glinkpkt-ch-name = "apr_apps2";
|
||||
qcom,glinkpkt-dev-name = "apr_apps2";
|
||||
};
|
||||
|
||||
qcom,glinkpkt-data40-cntl {
|
||||
qcom,glinkpkt-edge = "mpss";
|
||||
qcom,glinkpkt-ch-name = "DATA40_CNTL";
|
||||
qcom,glinkpkt-dev-name = "smdcntl8";
|
||||
};
|
||||
|
||||
qcom,glinkpkt-data1 {
|
||||
qcom,glinkpkt-edge = "mpss";
|
||||
qcom,glinkpkt-ch-name = "DATA1";
|
||||
qcom,glinkpkt-dev-name = "smd7";
|
||||
};
|
||||
|
||||
qcom,glinkpkt-data4 {
|
||||
qcom,glinkpkt-edge = "mpss";
|
||||
qcom,glinkpkt-ch-name = "DATA4";
|
||||
qcom,glinkpkt-dev-name = "smd8";
|
||||
};
|
||||
|
||||
qcom,glinkpkt-data11 {
|
||||
qcom,glinkpkt-edge = "mpss";
|
||||
qcom,glinkpkt-ch-name = "DATA11";
|
||||
qcom,glinkpkt-dev-name = "smd11";
|
||||
};
|
||||
};
|
||||
};
|
||||
|
||||
#include "lahaina-regulators.dtsi"
|
||||
|
||||
Reference in New Issue
Block a user