Evolution-x-devices/kernel_xiaomi_sm8450-devicetrees
2
0
Fork 0
mirror of https://github.com/Evolution-X-Devices/kernel_xiaomi_sm8450-devicetrees synced 2026-02-01 08:51:30 +00:00
Code Issues Packages Projects Releases Wiki Activity

dt-bindings: devfreq: add support for L3 voting in devfreq_icc

Browse Source 
Update the devfreq_icc documentation to add support for L3
voting which includes making some properties optional since
L3 devices import their OPP tables from hardware registers.

Change-Id: Iffd635f3562a029848c1d7d9c4a44413b632f12b
This commit is contained in:
Amir Vajid
2019-12-10 11:10:06 -08:00
parent dc6ba625bc
commit 1d17e0920b
1 changed files with 9 additions and 2 deletions
Download Patch File Download Diff File Expand all files Collapse all files

11
bindings/devfreq/devfreq_icc.txt
View File

@@ -6,7 +6,8 @@ device is typically used to vote for BW requirements from a device's (Eg:
CPU, GPU) master port(s) to the slave (Eg: DDR) port(s).
Required properties:
- compatible: Must be "qcom,devfreq-icc" or "qcom,devfreq-icc-ddr" or "qcom,devfreq-icc-llcc"
- compatible: Must be "qcom,devfreq-icc" or "qcom,devfreq-icc-ddr"
or "qcom,devfreq-icc-llcc" or "qcom,devfreq-icc-l3"
- interconnects: Pairs of phandles and interconnect provider specificers
to denote the edge source and destination ports of the
desired interconnect path.
@@ -14,7 +15,13 @@ Required properties:
instantaneous bandwidth values (in MB/s) that can be
requested from the device master port to the slave port.
The list of values depend on the supported bus/slave
frequencies and the bus width.
frequencies and the bus width. Required for all devices
except those compatible with "qcom,devfreq-icc-l3".
- reg: Physical base address and region size of the memory
mapped registers containing the device's frequency
table. Required for "qcom,devfreq-icc-l3" devices.
- reg-names: Name used for the above registers. Expected name is
"ftbl-base". Required for "qcom,devfreq-icc-l3" devices.
Optional properties:
- qcom,active-only: Indicates that the bandwidth votes need to be
enforced only when the CPU subsystem is active.