Evolution-x-devices/kernel_xiaomi_sm8450-devicetrees
2
0
Fork 0
mirror of https://github.com/Evolution-X-Devices/kernel_xiaomi_sm8450-devicetrees synced 2026-01-30 07:21:29 +00:00
Code Issues Packages Projects Releases Wiki Activity

Merge "ARM: dts: msm: Remove TURBO_L1 and TURBO corner for Cape's GPU"

Browse Source
This commit is contained in:
qctecmdr
2021-12-03 04:44:32 -08:00
committed by Gerrit - the friendly Code Review server
parent 5ff0609e2c 46df726596
commit 4333c465df
1 changed files with 21 additions and 41 deletions
Download Patch File Download Diff File Expand all files Collapse all files

62
qcom/cape-gpu.dtsi
View File

@@ -27,7 +27,7 @@
qcom,chipid = <0x07030002>;
qcom,initial-pwrlevel = <11>;
qcom,initial-pwrlevel = <9>;
qcom,no-nap;
@@ -73,26 +73,6 @@
qcom,gpu-pwrlevel@0 {
reg = <0>;
qcom,gpu-freq = <900000000>;
qcom,level = <RPMH_REGULATOR_LEVEL_TURBO_L1>;
qcom,bus-freq = <11>;
qcom,bus-min = <11>;
qcom,bus-max = <11>;
};
qcom,gpu-pwrlevel@1 {
reg = <1>;
qcom,gpu-freq = <862000000>;
qcom,level = <RPMH_REGULATOR_LEVEL_TURBO>;
qcom,bus-freq = <11>;
qcom,bus-min = <11>;
qcom,bus-max = <11>;
};
qcom,gpu-pwrlevel@2 {
reg = <2>;
qcom,gpu-freq = <815000000>;
qcom,level = <RPMH_REGULATOR_LEVEL_NOM_L1>;
@@ -101,8 +81,8 @@
qcom,bus-max = <11>;
};
qcom,gpu-pwrlevel@3 {
reg = <3>;
qcom,gpu-pwrlevel@1 {
reg = <1>;
qcom,gpu-freq = <765000000>;
qcom,level = <RPMH_REGULATOR_LEVEL_NOM>;
@@ -111,8 +91,8 @@
qcom,bus-max = <11>;
};
qcom,gpu-pwrlevel@4 {
reg = <4>;
qcom,gpu-pwrlevel@2 {
reg = <2>;
qcom,gpu-freq = <710000000>;
qcom,level = <RPMH_REGULATOR_LEVEL_SVS_L2>;
@@ -121,8 +101,8 @@
qcom,bus-max = <11>;
};
qcom,gpu-pwrlevel@5 {
reg = <5>;
qcom,gpu-pwrlevel@3 {
reg = <3>;
qcom,gpu-freq = <645000000>;
qcom,level = <RPMH_REGULATOR_LEVEL_SVS_L1>;
@@ -131,8 +111,8 @@
qcom,bus-max = <9>;
};
qcom,gpu-pwrlevel@6 {
reg = <6>;
qcom,gpu-pwrlevel@4 {
reg = <4>;
qcom,gpu-freq = <580000000>;
qcom,level = <RPMH_REGULATOR_LEVEL_SVS_L0>;
@@ -141,8 +121,8 @@
qcom,bus-max = <9>;
};
qcom,gpu-pwrlevel@7 {
reg = <7>;
qcom,gpu-pwrlevel@5 {
reg = <5>;
qcom,gpu-freq = <515000000>;
qcom,level = <RPMH_REGULATOR_LEVEL_SVS>;
@@ -151,8 +131,8 @@
qcom,bus-max = <8>;
};
qcom,gpu-pwrlevel@8 {
reg = <8>;
qcom,gpu-pwrlevel@6 {
reg = <6>;
qcom,gpu-freq = <439000000>;
qcom,level = <RPMH_REGULATOR_LEVEL_LOW_SVS_L1>;
@@ -161,8 +141,8 @@
qcom,bus-max = <8>;
};
qcom,gpu-pwrlevel@9 {
reg = <9>;
qcom,gpu-pwrlevel@7 {
reg = <7>;
qcom,gpu-freq = <364000000>;
qcom,level = <RPMH_REGULATOR_LEVEL_LOW_SVS>;
@@ -171,8 +151,8 @@
qcom,bus-max = <6>;
};
qcom,gpu-pwrlevel@10 {
reg = <10>;
qcom,gpu-pwrlevel@8 {
reg = <8>;
qcom,gpu-freq = <324000000>;
qcom,level = <RPMH_REGULATOR_LEVEL_LOW_SVS>;
@@ -181,8 +161,8 @@
qcom,bus-max = <6>;
};
qcom,gpu-pwrlevel@11 {
reg = <11>;
qcom,gpu-pwrlevel@9 {
reg = <9>;
qcom,gpu-freq = <285000000>;
qcom,level = <RPMH_REGULATOR_LEVEL_LOW_SVS_D1>;
@@ -191,8 +171,8 @@
qcom,bus-max = <5>;
};
qcom,gpu-pwrlevel@12 {
reg = <12>;
qcom,gpu-pwrlevel@10 {
reg = <10>;
qcom,gpu-freq = <220000000>;
qcom,level = <RPMH_REGULATOR_LEVEL_LOW_SVS_D1>;