Evolution-x-devices/kernel_xiaomi_sm8450-devicetrees
2
0
Fork 0
mirror of https://github.com/Evolution-X-Devices/kernel_xiaomi_sm8450-devicetrees synced 2026-02-01 08:51:30 +00:00
Code Issues Packages Projects Releases Wiki Activity

ARM: dts: msm: Refactor cam_hw_fuse entry

Browse Source 
For adding more information for cam_hw_fuse refactor
existing entries. Also add support for mp limit fuse.

CRs-Fixed: 2785460
Change-Id: I116adfd57663be967ed5cc55237cc0e971b226bd
This commit is contained in:
Wyes Karny
2020-09-21 19:34:46 +05:30
committed by Gerrit - the friendly Code Review server
parent 8b7085dc91
commit 4d51dd69ee
3 changed files with 13 additions and 6 deletions
Download Patch File Download Diff File Expand all files Collapse all files

12
bindings/msm-cam-cpas.txt
View File

@@ -67,9 +67,15 @@ First Level Node - CAM CPAS device
- cam_hw_fuse
Usage: optional
Value type: <u32>
Definition: List of fuse based features and respective
fuse info.
Value type: <u32:fuse_id> <u32:fuse_address> <u32:fuse_mask> <u32:fuse_type> <u32:hw_map>
Definition: List of fuse based features and respective fuse info.
fuse_id: fuse id for each features
fuse_address: fuse register io address
fuse_mask: fuse mask for the fuse registers
fuse_type: fuse feature is enable, disable or value type
hw_map: Hw map of the feature, set bit positions which HWs are
supported for that feature. Use 0xFF if all HWs supported
- interrupt-names
Usage: optional

4
lito-camera.dtsi
View File

@@ -1039,8 +1039,8 @@
reg = <0xac40000 0x1000>,
<0xac42000 0x6000>;
reg-cam-base = <0x40000 0x42000>;
cam_hw_fuse = <CAM_CPAS_QCFA_BINNING_ENABLE 0x00780210 29>,
<CAM_CPAS_SECURE_CAMERA_ENABLE 0x00780210 18>;
cam_hw_fuse = <CAM_CPAS_QCFA_BINNING_ENABLE 0x00780210 0x20000000 CAM_CPAS_FEATURE_TYPE_ENABLE 0xFF>,
<CAM_CPAS_SECURE_CAMERA_ENABLE 0x00780210 0x40000 CAM_CPAS_FEATURE_TYPE_ENABLE 0xFF>;
interrupt-names = "cpas_camnoc";
interrupts = <GIC_SPI 459 IRQ_TYPE_EDGE_RISING>;
camnoc-axi-min-ib-bw = <3000000000>;

3
shima-camera.dtsi
View File

@@ -1317,7 +1317,8 @@
reg = <0xac40000 0x1000>,
<0xac42000 0x8000>;
reg-cam-base = <0x40000 0x42000>;
cam_hw_fuse = <CAM_CPAS_MF_HDR_ENABLE 0x007801E0 22>;
cam_hw_fuse = <CAM_CPAS_MF_HDR_ENABLE 0x007801E0 0x400000 CAM_CPAS_FEATURE_TYPE_ENABLE 0xFF>,
<CAM_CPAS_MP_LIMIT_FUSE 0x7801EC 0x18000000 CAM_CPAS_FEATURE_TYPE_VALUE 0xFF>;
interrupt-names = "cpas_camnoc";
interrupts = <GIC_SPI 459 IRQ_TYPE_EDGE_RISING>;
camnoc-axi-min-ib-bw = <3000000000>;