Evolution-x-devices/kernel_xiaomi_sm8450-devicetrees
2
0
Fork 0
mirror of https://github.com/Evolution-X-Devices/kernel_xiaomi_sm8450-devicetrees synced 2026-02-01 08:51:30 +00:00
Code Issues Packages Projects Releases Wiki Activity

dt-bindings: usb: Document interconnects usage for qcom,dwc-usb3-msm

Browse Source 
Document usage of interconnects and interconnect-names properties
for the USB controller node. This replaces the now obsolete msm_bus
bindings.

Change-Id: I4a1a2cd6a115584986bba28ba121d3fbea7cb409
This commit is contained in:
Jack Pham
2020-01-28 13:09:46 -08:00
parent f051f1e1a2
commit 9298ca5e12
1 changed files with 12 additions and 12 deletions
Download Patch File Download Diff File Expand all files Collapse all files

24
bindings/usb/msm-ssusb.txt
View File

@@ -23,12 +23,14 @@ Optional properties :
- reg: Additional registers
"ahb2phy_base" : top-level register to configure read/write wait cycle with
both QMP and QUSB PHY registers.
- Refer to "Documentation/devicetree/bindings/arm/msm/msm_bus.txt" for
below optional properties:
- qcom,msm_bus,name
- qcom,msm_bus,num_cases
- qcom,msm_bus,num_paths
- qcom,msm_bus,vectors
- interconnects: Pairs of phandles and interconnect provider specifiers. See
interconnect.txt for more details.
- interconnect-names: List of interconnect path names strings corresponding to
each interconnect specifier pair in the interconnects property. Currently
the following paths are supported:
"usb-ddr", "usb-ipa", "ddr-usb"
- qcom,default-bus-vote: To use default bus voting other than NOMINAL. Default is NOMINAL.
- interrupt-names : Optional interrupt resource entries are:
"ss_phy_irq" : Interrupt from super speed phy for wake up notification.
@@ -118,12 +120,10 @@ Example MSM USB3.0 controller device node :
qcom,num-gsi-evt-buffs = <0x2>;
qcom,pm-qos-latency = <2>;
qcom,msm_bus,name = "usb3";
qcom,msm_bus,num_cases = <2>;
qcom,msm_bus,num_paths = <1>;
qcom,msm_bus,vectors =
<61 512 0 0>,
<61 512 240000000 960000000>;
interconnect-names = "usb-ddr", "usb-ipa", "ddr-usb";
interconnects = <&aggre1_noc MASTER_USB3_0 &mc_virt SLAVE_EBI1>,
<&aggre1_noc MASTER_USB3_0 &config_noc SLAVE_IPA_CFG>,
<&gem_noc MASTER_APPSS_PROC &config_noc SLAVE_USB3_0>;
clocks = <&clock_gcc clk_gcc_usb30_master_clk>,
<&clock_gcc clk_gcc_cfg_noc_usb3_axi_clk>,