mirror of
https://github.com/Evolution-X-Devices/kernel_xiaomi_sm8450-devicetrees
synced 2026-01-27 14:44:08 +00:00
ARM: dts: msm: Fix the frequency to clock mismatch on cape
Fix the frequency to clock mismatch on cape. Change-Id: Id36c432228d0ab89ae5ac6f416d895311f62ba40
This commit is contained in:
@@ -96,9 +96,9 @@
|
||||
"pcie_aggre_noc_0_axi_clk",
|
||||
"pcie_aggre_noc_1_axi_clk", "pcie_pipe_clk_mux",
|
||||
"pcie_pipe_clk_ext_src";
|
||||
max-clock-frequency-hz = <0>, <0>, <19200000>, <0>, <0>, <0>,
|
||||
<0>, <0>, <0>, <0>, <100000000>,
|
||||
<0>, <0>, <0>, <0>;
|
||||
max-clock-frequency-hz = <0>, <0>, <0>, <19200000>, <0>, <0>,
|
||||
<0>, <0>, <0>, <0>, <0>, <100000000>,
|
||||
<0>, <0>, <0>;
|
||||
|
||||
resets = <&clock_gcc GCC_PCIE_0_BCR>,
|
||||
<&clock_gcc GCC_PCIE_0_PHY_BCR>;
|
||||
@@ -374,9 +374,9 @@
|
||||
"pcie_aggre_noc_1_axi_clk", "pcie_pipe_clk_mux",
|
||||
"pcie_pipe_clk_ext_src", "pcie_phy_aux_clk",
|
||||
"pcie_phy_aux_clk_mux";
|
||||
max-clock-frequency-hz = <0>, <0>, <19200000>, <0>, <0>, <0>,
|
||||
<0>, <0>, <0>, <0>, <100000000>, <0>,
|
||||
<0>, <0>, <0>, <0>, <0>, <0>;
|
||||
max-clock-frequency-hz = <0>, <0>, <0>, <19200000>, <0>, <0>,
|
||||
<0>, <0>, <0>, <0>, <0>, <100000000>,
|
||||
<0>, <0>, <0>, <0>;
|
||||
|
||||
resets = <&clock_gcc GCC_PCIE_1_BCR>,
|
||||
<&clock_gcc GCC_PCIE_1_PHY_BCR>;
|
||||
|
||||
Reference in New Issue
Block a user