ARM: dts: qcom: Add cnss2 node for Anorak(ATP) + HMT support

Add initial support for HMT for anorak(ATP).

Change-Id: Ib4415a2d0809671aef7d813974a210116da46897
CRs-Fixed: 3371285
This commit is contained in:
Anuj Khera
2022-12-20 16:18:49 +05:30
parent 00b9749fbe
commit cf7a6eaae7

View File

@@ -3,6 +3,7 @@
#include <dt-bindings/clock/qcom,gcc-anorak.h>
#include <dt-bindings/clock/qcom,rpmh.h>
#include "anorak-pmic-overlay.dtsi"
#include <dt-bindings/interconnect/qcom,anorak.h>
&soc {
gpio_keys {
@@ -156,3 +157,146 @@
status = "ok";
};
&wlan {
status = "disabled";
};
&bluetooth {
status = "disabled";
};
&cnss_pins {
cnss_host_sol_default: cnss_host_sol_default {
mux {
pins = "gpio124";
function = "gpio";
};
config {
pins = "gpio124";
drive-strength = <4>;
bias-pull-down;
};
};
cnss_dev_sol_default: cnss_dev_sol_default {
mux {
pins = "gpio123";
function = "gpio";
};
config {
pins = "gpio123";
drive-strength = <4>;
bias-pull-down;
};
};
};
&soc {
wlan_kiwi: qcom,cnss-kiwi@b0000000 {
compatible = "qcom,cnss-kiwi";
reg = <0xb0000000 0x10000>;
reg-names = "smmu_iova_ipa";
wlan-en-gpio = <&tlmm 120 0>;
wlan-host-sol-gpio = <&tlmm 124 0>;
wlan-dev-sol-gpio = <&tlmm 123 0>;
pinctrl-names = "wlan_en_active", "wlan_en_sleep", "sol_default";
pinctrl-0 = <&cnss_wlan_en_active>;
pinctrl-1 = <&cnss_wlan_en_sleep>;
pinctrl-2 = <&cnss_host_sol_default &cnss_dev_sol_default>;
qcom,wlan;
qcom,wlan-rc-num = <0>;
qcom,wlan-ramdump-dynamic = <0x780000>;
qcom,wlan-cbc-enabled;
use-pm-domain;
qcom,same-dt-multi-dev;
mboxes = <&qmp_aop 0>;
vdd-wlan-dig-supply = <&S3B>;
qcom,vdd-wlan-dig-config = <950000 1120000 0 0 1>;
vdd-wlan-io-supply = <&L7B>;
qcom,vdd-wlan-io-config = <1800000 1800000 0 0 1>;
vdd-wlan-rfa1-supply = <&S1B>;
qcom,vdd-wlan-rfa1-config = <1880000 2040000 0 0 1>;
vdd-wlan-rfa2-supply = <&S2B>;
qcom,vdd-wlan-rfa2-config = <1352000 1370000 0 0 1>;
vdd-wlan-supply = <&S4F>;
qcom,vdd-wlan-config = <952000 952000 0 0 1>;
interconnects =
<&pcie_noc MASTER_PCIE_0 &pcie_noc SLAVE_ANOC_PCIE_GEM_NOC>,
<&gem_noc MASTER_ANOC_PCIE_GEM_NOC &mc_virt SLAVE_EBI1>;
interconnect-names = "pcie_to_memnoc", "memnoc_to_ddr";
qcom,icc-path-count = <2>;
qcom,bus-bw-cfg-count = <9>;
qcom,bus-bw-cfg =
/** ICC Path 1 **/
<0 0>, /* no vote */
/* idle: 0-18 Mbps snoc/anoc: 150 Mhz */
<2250 1599540>,
/* low: 18-60 Mbps snoc/anoc: 150 Mhz */
<7500 1599540>,
/* medium: 60-240 Mbps snoc/anoc: 150 Mhz*/
<30000 1599540>,
/* high: 240-1200 Mbps snoc/anoc: 240 Mhz */
<100000 3199610>,
/* very high: > 1200 Mbps snoc/anoc: 403 Mhz */
<175000 6447980>,
/* ultra high: DBS mode snoc/anoc: 403 Mhz */
<175000 6447980>,
/* super high: DBS mode snoc/anoc: 403 Mhz */
<175000 6447980>,
/* low (latency critical): 18-60 Mbps snoc/anoc: 240 Mhz */
<7500 3199610>,
/** ICC Path 2 **/
<0 0>,
/* ddr: 451.2 MHz */
<2250 2749600>,
/* ddr: 451.2 MHz */
<7500 2749600>,
/* ddr: 451.2 MHz */
<30000 2749600>,
/* ddr: 451.2 MHz */
<100000 2749600>,
/* ddr: 1555 MHz */
<175000 9479200>,
/* ddr: 2092 MHz */
<175000 12756000>,
/* ddr: 2133 MHz */
<175000 13106400>,
/* ddr: 547.2 MHz */
<7500 3335200>;
};
bt_hmt: bt_kiwi {
compatible = "qcom,kiwi";
pinctrl-names = "default";
pinctrl-0 = <&bt_en_sleep>;
qcom,wl-reset-gpio = <&tlmm 120 0>; /* WL_CTRL */
qcom,bt-reset-gpio = <&tlmm 122 0>; /* BT_EN */
qcom,bt-sw-ctrl-gpio = <&tlmm 146 0>; /* SW_CTRL */
qcom,bt-vdd-io-supply = <&L7B>; /* BT VDD1.8 AON */
qcom,bt-vdd-aon-supply = <&S3B>; /* BT AON LDO*/
qcom,bt-vdd-rfacmn-supply = <&S3B>;
qcom,bt-vdd-dig-supply = <&S3B>; /* BT LDO*/
qcom,bt-vdd-rfa-0p8-supply = <&S3B>; /* BT RFA0p8 CMN LDO*/
qcom,bt-vdd-rfa1-supply = <&S1B>; /* BT RFA1.8 LDO */
qcom,bt-vdd-rfa2-supply = <&S2B>; /* BT RFA1.2 LDO */
qcom,bt-vdd-io-config = <1800000 1800000 0 1>;
qcom,bt-vdd-aon-config = <950000 950000 0 1>;
qcom,bt-vdd-rfacmn-config = <950000 950000 0 1>;
qcom,bt-vdd-dig-config = <950000 950000 0 1>;
qcom,bt-vdd-rfa-0p8-config = <950000 950000 0 1>;
qcom,bt-vdd-rfa1-config = <1900000 1900000 0 1>;
qcom,bt-vdd-rfa2-config = <1350000 1350000 0 1>;
};
};