mirror of
https://github.com/Evolution-X-Devices/kernel_xiaomi_sm8450-devicetrees
synced 2026-02-01 08:51:30 +00:00
ARM: dts: msm: Fix the frequency to clock mismatch
Fix the frequency to clock mismatch. Change-Id: I78dc180d18a5f1f410c76b209a272aca7192b58d
This commit is contained in:
committed by
Gerrit - the friendly Code Review server
parent
cb80b866e6
commit
d886814248
@@ -96,8 +96,8 @@
|
||||
"pcie_aggre_noc_0_axi_clk",
|
||||
"pcie_aggre_noc_1_axi_clk", "pcie_pipe_clk_mux",
|
||||
"pcie_pipe_clk_ext_src";
|
||||
max-clock-frequency-hz = <0>, <0>, <19200000>, <0>, <0>, <0>,
|
||||
<0>, <0>, <0>, <0>, <100000000>,
|
||||
max-clock-frequency-hz = <0>, <0>, <0>, <19200000>, <0>, <0>,
|
||||
<0>, <0>, <0>, <0>, <0>, <100000000>,
|
||||
<0>, <0>, <0>, <0>;
|
||||
|
||||
resets = <&clock_gcc GCC_PCIE_0_BCR>,
|
||||
@@ -367,8 +367,8 @@
|
||||
"pcie_aggre_noc_1_axi_clk", "pcie_pipe_clk_mux",
|
||||
"pcie_pipe_clk_ext_src", "pcie_phy_aux_clk",
|
||||
"pcie_phy_aux_clk_mux", "pcie_phy_aux_clk_ext_src";
|
||||
max-clock-frequency-hz = <0>, <0>, <19200000>, <0>, <0>, <0>,
|
||||
<0>, <0>, <0>, <0>, <100000000>, <0>,
|
||||
max-clock-frequency-hz = <0>, <0>, <0>, <19200000>, <0>, <0>,
|
||||
<0>, <0>, <0>, <0>, <0>, <100000000>,
|
||||
<0>, <0>, <0>, <0>, <0>, <0>;
|
||||
|
||||
resets = <&clock_gcc GCC_PCIE_1_BCR>,
|
||||
|
||||
Reference in New Issue
Block a user