Evolution-x-devices/kernel_xiaomi_sm8450-devicetrees
2
0
Fork 0
mirror of https://github.com/Evolution-X-Devices/kernel_xiaomi_sm8450-devicetrees synced 2026-02-01 08:51:30 +00:00
Code Issues Packages Projects Releases Wiki Activity

Merge "ARM: dts: msm: Add gpu clock plan for Ukee"

Browse Source
This commit is contained in:
qctecmdr
2022-07-26 09:36:52 -07:00
committed by Gerrit - the friendly Code Review server
parent ceb1918982 f2d44ee7e2
commit e7922cc1f3
1 changed files with 121 additions and 0 deletions
Download Patch File Download Diff File Expand all files Collapse all files

121
qcom/ukee.dtsi
View File

@@ -5,3 +5,124 @@
compatible = "qcom,ukee";
qcom,msm-id = <591 0x10000>;
};
&msm_gpu {
qcom,initial-pwrlevel = <6>;
/delete-node/qcom,gpu-pwrlevels;
/* Power levels */
qcom,gpu-pwrlevels {
#address-cells = <1>;
#size-cells = <0>;
compatible = "qcom,gpu-pwrlevels";
qcom,gpu-pwrlevel@0 {
reg = <0>;
qcom,gpu-freq = <645000000>;
qcom,level = <RPMH_REGULATOR_LEVEL_SVS_L1>;
qcom,bus-freq = <11>;
qcom,bus-min = <8>;
qcom,bus-max = <11>;
qcom,acd-level = <0x882d5ffd>;
qcom,cx-level = <RPMH_REGULATOR_LEVEL_SVS_L1>;
};
qcom,gpu-pwrlevel@1 {
reg = <1>;
qcom,gpu-freq = <580000000>;
qcom,level = <RPMH_REGULATOR_LEVEL_SVS_L0>;
qcom,bus-freq = <8>;
qcom,bus-min = <6>;
qcom,bus-max = <11>;
qcom,acd-level = <0x882e5ffd>;
qcom,cx-level = <RPMH_REGULATOR_LEVEL_SVS_L1>;
};
qcom,gpu-pwrlevel@2 {
reg = <2>;
qcom,gpu-freq = <515000000>;
qcom,level = <RPMH_REGULATOR_LEVEL_SVS>;
qcom,bus-freq = <6>;
qcom,bus-min = <6>;
qcom,bus-max = <8>;
qcom,acd-level = <0x882e5ffd>;
qcom,cx-level = <RPMH_REGULATOR_LEVEL_SVS>;
};
qcom,gpu-pwrlevel@3 {
reg = <3>;
qcom,gpu-freq = <439000000>;
qcom,level = <RPMH_REGULATOR_LEVEL_LOW_SVS_L2>;
qcom,bus-freq = <6>;
qcom,bus-min = <3>;
qcom,bus-max = <8>;
qcom,acd-level = <0xc0285ffd>;
qcom,cx-level = <RPMH_REGULATOR_LEVEL_SVS>;
};
qcom,gpu-pwrlevel@4 {
reg = <4>;
qcom,gpu-freq = <364000000>;
qcom,level = <RPMH_REGULATOR_LEVEL_LOW_SVS_L1>;
qcom,bus-freq = <3>;
qcom,bus-min = <1>;
qcom,bus-max = <6>;
qcom,acd-level = <0xc0285ffd>;
qcom,cx-level = <RPMH_REGULATOR_LEVEL_SVS>;
};
qcom,gpu-pwrlevel@5 {
reg = <5>;
qcom,gpu-freq = <324000000>;
qcom,level = <RPMH_REGULATOR_LEVEL_LOW_SVS>;
qcom,bus-freq = <2>;
qcom,bus-min = <1>;
qcom,bus-max = <6>;
qcom,acd-level = <0xc02a5ffd>;
qcom,cx-level = <RPMH_REGULATOR_LEVEL_LOW_SVS>;
};
qcom,gpu-pwrlevel@6 {
reg = <6>;
qcom,gpu-freq = <285000000>;
qcom,level = <RPMH_REGULATOR_LEVEL_LOW_SVS_D1>;
qcom,bus-freq = <2>;
qcom,bus-min = <1>;
qcom,bus-max = <5>;
qcom,acd-level = <0xc02c5ffd>;
qcom,cx-level = <RPMH_REGULATOR_LEVEL_LOW_SVS>;
};
qcom,gpu-pwrlevel@7 {
reg = <7>;
qcom,gpu-freq = <220000000>;
qcom,level = <RPMH_REGULATOR_LEVEL_MIN_SVS>;
qcom,bus-freq = <2>;
qcom,bus-min = <1>;
qcom,bus-max = <5>;
qcom,acd-level = <0xc8285ffd>;
qcom,cx-level = <RPMH_REGULATOR_LEVEL_LOW_SVS>;
};
};
};