Evolution-x-devices/kernel_xiaomi_sm8450-devicetrees
2
0
Fork 0
mirror of https://github.com/Evolution-X-Devices/kernel_xiaomi_sm8450-devicetrees synced 2026-02-01 08:51:30 +00:00
Code Issues Packages Projects Releases Wiki Activity

ARM: dts: qcom: Document the DDR corners in Diwali

Browse Source 
Document the voltage corner corresponding to DDR corners in diwali
gpu's dt file.

Change-Id: I87336aa92062214cd23e9b53eba564b99993e572
This commit is contained in:
Akhil P Oommen
2022-03-17 15:11:24 +05:30
committed by Rohan Sethi
parent dc8d3ab88f
commit f601d55c82
1 changed files with 22 additions and 22 deletions
Download Patch File Download Diff File Expand all files Collapse all files

44
qcom/diwali-gpu.dtsi
View File

@@ -48,32 +48,32 @@
interconnect-names = "gpu_icc_path";
qcom,bus-table-ddr7 =
<MHZ_TO_KBPS(0, 4)>, /* index=0 */
<MHZ_TO_KBPS(200, 4)>, /* index=1 */
<MHZ_TO_KBPS(451, 4)>, /* index=2 */
<MHZ_TO_KBPS(547, 4)>, /* index=3 */
<MHZ_TO_KBPS(768, 4)>, /* index=4 */
<MHZ_TO_KBPS(1017, 4)>, /* index=5 */
<MHZ_TO_KBPS(1353, 4)>, /* index=6 */
<MHZ_TO_KBPS(1555, 4)>, /* index=7 */
<MHZ_TO_KBPS(1708, 4)>, /* index=8 */
<MHZ_TO_KBPS(2133, 4)>; /* index=9 */
<MHZ_TO_KBPS(0, 4)>, /* index=0 */
<MHZ_TO_KBPS(200, 4)>, /* index=1 LOW SVS */
<MHZ_TO_KBPS(451, 4)>, /* index=2 LOW SVS */
<MHZ_TO_KBPS(547, 4)>, /* index=3 LOW SVS */
<MHZ_TO_KBPS(768, 4)>, /* index=4 SVS */
<MHZ_TO_KBPS(1017, 4)>, /* index=5 SVS */
<MHZ_TO_KBPS(1353, 4)>, /* index=6 SVS L1 */
<MHZ_TO_KBPS(1555, 4)>, /* index=7 NOM */
<MHZ_TO_KBPS(1708, 4)>, /* index=8 NOM */
<MHZ_TO_KBPS(2133, 4)>; /* index=9 TURBO */
qcom,bus-table-ddr8 =
<MHZ_TO_KBPS(0, 4)>, /* index=0 */
<MHZ_TO_KBPS(200, 4)>, /* index=1 */
<MHZ_TO_KBPS(451, 4)>, /* index=2 */
<MHZ_TO_KBPS(547, 4)>, /* index=3 */
<MHZ_TO_KBPS(768, 4)>, /* index=4 */
<MHZ_TO_KBPS(1555, 4)>, /* index=5 */
<MHZ_TO_KBPS(1708, 4)>, /* index=6 */
<MHZ_TO_KBPS(2092, 4)>, /* index=7 */
<MHZ_TO_KBPS(2736, 4)>, /* index=8 */
<MHZ_TO_KBPS(3196, 4)>; /* index=9 */
<MHZ_TO_KBPS(0, 4)>, /* index=0 */
<MHZ_TO_KBPS(200, 4)>, /* index=1 LOW SVS */
<MHZ_TO_KBPS(451, 4)>, /* index=2 LOW SVS */
<MHZ_TO_KBPS(547, 4)>, /* index=3 LOW SVS */
<MHZ_TO_KBPS(768, 4)>, /* index=4 SVS */
<MHZ_TO_KBPS(1555, 4)>, /* index=5 SVS */
<MHZ_TO_KBPS(1708, 4)>, /* index=6 SVS L1 */
<MHZ_TO_KBPS(2092, 4)>, /* index=7 NOM */
<MHZ_TO_KBPS(2736, 4)>, /* index=8 TURBO */
<MHZ_TO_KBPS(3196, 4)>; /* index=9 TURBO */
qcom,bus-table-cnoc =
<0>, /* Off */
<100>; /* On */
<0>, /* Off */
<100>; /* On */
nvmem-cells = <&gpu_speed_bin>, <&gpu_gaming_bin>, <&gpu_model_bin>;
nvmem-cell-names = "speed_bin", "gaming_bin", "gpu_model";