mirror of
https://github.com/Evolution-X-Devices/kernel_xiaomi_sm8450-devicetrees
synced 2026-02-01 08:51:30 +00:00
ARM: dts: qcom: Add llcc node & binding change for CAPE
Add llcc node & binding change for CAPE. Change-Id: I4e971a45b41d7e29338ffef2f69a38c65445f3ad
This commit is contained in:
@@ -13,7 +13,8 @@ Properties:
|
||||
Value type: <string>
|
||||
Definition: must be "qcom,sdm845-llcc" or "qcom,lahaina-llcc"
|
||||
or "qcom,shima-llcc" or "qcom,waipio-llcc"
|
||||
or "qcom,sdxlemur-llcc" or "qcom,diwali-llcc".
|
||||
or "qcom,sdxlemur-llcc" or "qcom,diwali-llcc"
|
||||
or "qcom,cape-llcc".
|
||||
"qcom,llcc-v2" must be appended for V2 hardware or
|
||||
"qcom,llcc-v21" for V2.1.
|
||||
|
||||
@@ -73,4 +74,4 @@ Example:
|
||||
clock-names = "qdss_clk";
|
||||
};
|
||||
...
|
||||
};
|
||||
};
|
||||
|
||||
@@ -1577,6 +1577,13 @@
|
||||
};
|
||||
};
|
||||
|
||||
cache-controller@19200000 {
|
||||
compatible = "qcom,cape-llcc", "qcom,llcc-v21";
|
||||
reg = <0x19200000 0x580000> , <0x19a00000 0x80000>;
|
||||
reg-names = "llcc_base", "llcc_broadcast_base";
|
||||
interrupts = <GIC_SPI 266 IRQ_TYPE_LEVEL_HIGH>;
|
||||
cap-based-alloc-and-pwr-collapse;
|
||||
};
|
||||
};
|
||||
|
||||
&clock_gcc {
|
||||
|
||||
Reference in New Issue
Block a user