ARM: dts: msm: Make PCIe0 to enumerate with x2 lane for sdxpinn

Some sdxpinn targets have fuse blown parts and so in those targets
one PCIe lane got disabled for PCIe0 and such devices are
enumerates with x1 lane width.

Hence, updated in PHY settings for PCIe0 to make sure that device
enumerate with x2 lane width for PCIe0 of all sdxpinn targets.

Change-Id: I2fdac831e670c2573541cb2e53a8c0f252f7f6e5
This commit is contained in:
Jyothi Kumar Seerapu
2022-11-08 20:05:52 +05:30
committed by Gerrit - the friendly Code Review server
parent 2d3606f3aa
commit 1ac8836230

View File

@@ -287,7 +287,7 @@
0x1828 0x00 0x0
0x1c28 0x00 0x0
0x1e24 0x00 0x0
0x1e28 0x00 0x0
0x1e28 0x01 0x0
0x1200 0x00 0x0
0x1244 0x03 0x0>;