Merge "ARM: dts: msm: Update MPM irqchip device for monaco"

This commit is contained in:
qctecmdr
2022-09-26 21:48:09 -07:00
committed by Gerrit - the friendly Code Review server
3 changed files with 8 additions and 7 deletions

View File

@@ -7,7 +7,7 @@
#gpio-cells = <2>;
interrupt-controller;
#interrupt-cells = <2>;
wakeup-parent = <&wakegic>;
wakeup-parent = <&mpm>;
qupv3_se6_2uart_pins: qupv3_se6_2uart_pins {
qupv3_se6_2uart_tx_active: qupv3_se6_2uart_tx_active {

View File

@@ -45,7 +45,7 @@
"tsens_tm_physical";
interrupts-extended = <&intc 0 275 IRQ_TYPE_LEVEL_HIGH>,
<&intc 0 190 IRQ_TYPE_LEVEL_HIGH>,
<&wakegic 89 IRQ_TYPE_EDGE_RISING>;
<&mpm 89 IRQ_TYPE_EDGE_RISING>;
interrupt-names = "tsens-upper-lower",
"tsens-critical",
"tsens-0C";

View File

@@ -1137,7 +1137,7 @@
<0x1c0a000 0x26000>;
reg-names = "core", "chnls", "obsrvr", "intr", "cnfg";
interrupt-names = "periph_irq";
interrupts-extended = <&wakegic 86 IRQ_TYPE_LEVEL_HIGH>;
interrupts-extended = <&mpm 86 IRQ_TYPE_LEVEL_HIGH>;
qcom,ee = <0>;
qcom,mid = <0>;
qcom,channel = <0>;
@@ -1663,12 +1663,13 @@
};
};
wakegic: wake-gic {
compatible = "qcom,mpm-gic-monaco", "qcom,mpm";
mpm: interrupt-controller@45f01b8 {
compatible = "qcom,mpm-monaco", "qcom,mpm";
interrupts = <GIC_SPI 197 IRQ_TYPE_EDGE_RISING>;
reg = <0x45f01b8 0x1000>,
<0xf111008 0x4>;
reg-names = "vmpm", "ipc";
<0xf111008 0x4>,
<0xf121000 0x1000>;
reg-names = "vmpm", "ipc", "timer";
qcom,num-mpm-irqs = <96>;
interrupt-controller;
interrupt-parent = <&intc>;