ARM: dts: msm: Add RSC and PDC devices for sdxbaagha

This change adds RSC, PDC device and pdc as wakeup parrent for TLMM.

Change-Id: Ic3443eca38cc1c489025b6d690cf8fb3c49e92aa
This commit is contained in:
Tushar Nimkar
2022-07-25 11:32:08 +05:30
parent 0ff16de88a
commit 4ff7f275c5
2 changed files with 40 additions and 0 deletions

View File

@@ -8,6 +8,7 @@
interrupt-controller;
interrupt-parent = <&intc>;
#interrupt-cells = <2>;
wakeup-parent = <&pdc>;
qupv3_se3_2uart_pins: qupv3_se3_2uart_pins {
qupv3_se3_2uart_tx_active: qupv3_se3_2uart_tx_active {

View File

@@ -4,6 +4,7 @@
#include <dt-bindings/soc/qcom,ipcc.h>
#include <dt-bindings/interconnect/qcom,icc.h>
#include <dt-bindings/interconnect/qcom,sdxbaagha.h>
#include <dt-bindings/soc/qcom,rpmh-rsc.h>
/ {
#address-cells = <1>;
@@ -240,6 +241,44 @@
#mbox-cells = <1>;
};
apps_rsc: rsc@17040000 {
label = "apps_rsc";
reg = <0x17040000 0x10000>,
<0x17050000 0x10000>;
reg-names = "drv-0", "drv-1";
qcom,drv-count = <2>;
interrupts = <GIC_SPI 16 IRQ_TYPE_LEVEL_HIGH>,
<GIC_SPI 17 IRQ_TYPE_LEVEL_HIGH>;
apps_rsc_drv1: drv@1 {
qcom,drv-id = <1>;
qcom,tcs-offset = <0xd00>;
channel@0 {
qcom,tcs-config = <ACTIVE_TCS 2>,
<SLEEP_TCS 1>,
<WAKE_TCS 1>,
<CONTROL_TCS 0>,
<FAST_PATH_TCS 0>;
};
};
};
pdc: interrupt-controller@b210000 {
compatible = "qcom,sdxbaagha-pdc", "qcom,pdc";
reg = <0xb210000 0x30000>;
qcom,pdc-ranges = <1 148 6>, <9 156 2>, <17 164 7>,
<26 173 1>, <29 176 1>, <40 187 1>,
<46 193 6>, <52 266 32>, <84 249 1>,
<85 256 1>, <86 315 4>, <90 43 1>,
<91 45 1>, <92 154 2>, <94 158 6>,
<100 171 2>, <102 174 1>, <103 23 7>,
<110 147 1>, <111 31 4>, <115 175 1>,
<116 177 10>, <126 188 5>;
#interrupt-cells = <2>;
interrupt-parent = <&intc>;
interrupt-controller;
};
timer {
compatible = "arm,armv7-timer";
interrupts = <1 13 0xf08>,