Merge "ARM: dts: qcom: Add interconnect and smr handoff for monaco"

This commit is contained in:
qctecmdr
2022-11-11 12:09:57 -08:00
committed by Gerrit - the friendly Code Review server

View File

@@ -57,6 +57,7 @@
#iommu-cells = <2>;
qcom,skip-init;
qcom,use-3-lvl-tables;
qcom,handoff-smrs = <0x420 0x2>;
#global-interrupts = <1>;
#size-cells = <1>;
#address-cells = <1>;
@@ -127,7 +128,11 @@
<GIC_SPI 149 IRQ_TYPE_LEVEL_HIGH>,
<GIC_SPI 150 IRQ_TYPE_LEVEL_HIGH>;
interconnects = <&bimc MASTER_AMPSS_M0
&system_noc SLAVE_TCU>;
qcom,active-only;
qcom,actlr =
/* For rt TBU +3 deep PF */
<0x400 0x3ff 0x103>,
@@ -140,6 +145,10 @@
<0xc7f2200 0x8>;
reg-names = "base", "status-reg";
qcom,stream-id-range = <0x0 0x400>;
interconnects = <&bimc MASTER_AMPSS_M0
&config_noc SLAVE_IMEM_CFG>,
<&bimc MASTER_AMPSS_M0
&system_noc SLAVE_TCU>;
qcom,active-only;
qcom,iova-width = <36>;
};
@@ -152,6 +161,10 @@
qcom,stream-id-range = <0x400 0x400>;
qcom,regulator-names = "vdd";
vdd-supply = <&hlos1_vote_mm_snoc_mmu_tbu_rt_gdsc>;
interconnects = <&mmrt_virt MASTER_MDP_PORT0
&mmrt_virt SLAVE_SNOC_BIMC_RT>,
<&bimc MASTER_AMPSS_M0
&system_noc SLAVE_TCU>;
qcom,active-only;
qcom,iova-width = <36>;
};
@@ -164,6 +177,10 @@
qcom,stream-id-range = <0x800 0x400>;
qcom,regulator-names = "vdd";
vdd-supply = <&hlos1_vote_mm_snoc_mmu_tbu_nrt_gdsc>;
interconnects = <&mmnrt_virt MASTER_CAMNOC_SF
&mmnrt_virt SLAVE_SNOC_BIMC_NRT>,
<&bimc MASTER_AMPSS_M0
&system_noc SLAVE_TCU>;
qcom,active-only;
qcom,iova-width = <36>;
};