mirror of
https://github.com/Evolution-X-Devices/kernel_oneplus_sm8550-devicetrees
synced 2026-02-01 05:00:27 +00:00
ARM: dts: msm: Add flag to know if APSS based l1ss-sleep is supported or not
Some endpoints like NVMe D3cold transition is prohibited as it decreases the life time of the device (D3 cold is treated as power cycle). So turning off the link during S3 can reduce life span of the NVMe. For those endpoints adding a flag to inform the driver that APSS based l1ss-sleep is supported. The PCIe driver will keep the link in L1ss and turn off PCIe resources if this flag is set. Change-Id: I3682bda297181eb9f5b63cf817b05e37b160b3ce
This commit is contained in:
committed by
Gerrit - the friendly Code Review server
parent
bfa0627c44
commit
dc2e5b85a1
@@ -265,6 +265,11 @@ interconnects:
|
||||
Value type: <bool>
|
||||
Definition: L1 sub-state (L1ss) is not supported
|
||||
|
||||
- qcom,apss-based-l1ss-sleep:
|
||||
Usage: optional
|
||||
Value type: <bool>
|
||||
Definition: Apss based L1ss sleep is supported
|
||||
|
||||
- qcom,no-aux-clk-sync:
|
||||
Usage: optional
|
||||
Value type: <bool>
|
||||
|
||||
@@ -35,4 +35,5 @@
|
||||
|
||||
&pcie1 {
|
||||
qcom,boot-option = <0x2>;
|
||||
qcom,apss-based-l1ss-sleep;
|
||||
};
|
||||
|
||||
@@ -14,6 +14,7 @@
|
||||
&pcie1 {
|
||||
vreg-3p3-supply = <&nvme_vreg>;
|
||||
qcom,boot-option = <0x2>;
|
||||
qcom,apss-based-l1ss-sleep;
|
||||
};
|
||||
|
||||
®ulator_ocp_notifier {
|
||||
|
||||
Reference in New Issue
Block a user