bindings: clock: Add support for SCUBA clock controllers

Update the GCC, GPUCC, DISPCC, RPMCC and DEBUGCC controllers
bindings for SCUBA.

Change-Id: I4c2f325c0c677e2f0fa457d809dbbaf21be60d3f
This commit is contained in:
Anaadi Mishra
2021-05-09 11:35:34 +05:30
committed by Gerrit - the friendly Code Review server
parent 69d8d93722
commit f6d308d085
5 changed files with 5 additions and 0 deletions

View File

@@ -17,6 +17,7 @@ Required properties :
"qcom,sc8180x-debugcc"
"qcom,monaco-debugcc"
"qcom,sdxpinn-debugcc"
"qcom,scuba-debugcc"
- qcom,gcc: phandle to the GCC device node.
- qcom,videocc: phandle to the Video CC device node.

View File

@@ -25,6 +25,7 @@ Required properties :
"qcom,lemans-dispcc0"
"qcom,lemans-dispcc1"
"qcom,kona-dispcc"
"qcom,scuba-dispcc"
- reg : shall contain base register location and length.
- #clock-cells : from common clock binding, shall contain 1.

View File

@@ -40,6 +40,7 @@ Required properties :
"qcom,gcc-sc8180x"
"qcom,monaco-gcc"
"qcom,sdxpinn-gcc"
"qcom,scuba-gcc"
- reg : shall contain base register location and length
- vdd_cx-supply: The vdd_cx logic rail supply.

View File

@@ -15,6 +15,7 @@ Required properties :
"qcom,khaje-gpucc",
"qcom,sc8180x-gpucc".
"qcom,monaco-gpucc",
"qcom,scuba-gpucc"
- reg: shall contain base register offset and size.
- reg-names: names of registers listed in the same order as in the reg property.

View File

@@ -28,6 +28,7 @@ Required properties :
"qcom,rpmcc-holi", "qcom,rpmcc"
"qcom,rpmcc-khaje", "qcom,rpmcc"
"qcom,rpmcc-monaco", "qcom,rpmcc"
"qcom,rpmcc-scuba", "qcom,rpmcc"
- #clock-cells : shall contain 1