Evolution-x-devices/kernel_xiaomi_sm8450-devicetrees
2
0
Fork 0
mirror of https://github.com/Evolution-X-Devices/kernel_xiaomi_sm8450-devicetrees synced 2026-02-01 08:51:30 +00:00
Code Issues Packages Projects Releases Wiki Activity

ARM: dts: msm: Add WSA and WCD reset pin support on ravelin

Browse Source 
Add WSA and WCD reset pin support on ravelin.

Change-Id: I635aca8314da0ba7b54505a477af8010f57a1770
This commit is contained in:
Faiz Nabi Kuchay
2022-10-19 14:36:20 +05:30
committed by Gerrit - the friendly Code Review server
parent 956b588653
commit 38171c3f38
2 changed files with 90 additions and 1 deletions
Download Patch File Download Diff File Expand all files Collapse all files

89
qcom/ravelin-pinctrl.dtsi
View File

@@ -50,6 +50,95 @@
};
};
/* WSA speaker reset pins */
spkr_1_sd_n {
spkr_1_sd_n_sleep: spkr_1_sd_n_sleep {
mux {
pins = "gpio99";
function = "gpio";
};
config {
pins = "gpio99";
drive-strength = <2>; /* 2 mA */
bias-pull-down;
input-enable;
};
};
spkr_1_sd_n_active: spkr_1_sd_n_active {
mux {
pins = "gpio99";
function = "gpio";
};
config {
pins = "gpio99";
drive-strength = <16>; /* 16 mA */
bias-disable;
output-high;
};
};
};
spkr_2_sd_n {
spkr_2_sd_n_sleep: spkr_2_sd_n_sleep {
mux {
pins = "gpio100";
function = "gpio";
};
config {
pins = "gpio100";
drive-strength = <2>; /* 2 mA */
bias-pull-down;
input-enable;
};
};
spkr_2_sd_n_active: spkr_2_sd_n_active {
mux {
pins = "gpio100";
function = "gpio";
};
config {
pins = "gpio100";
drive-strength = <16>; /* 16 mA */
bias-disable;
output-high;
};
};
};
/* WCD reset pin */
wcd_reset_active: wcd_reset_active {
mux {
pins = "gpio96";
function = "gpio";
};
config {
pins = "gpio96";
drive-strength = <16>;
output-high;
};
};
wcd_reset_sleep: wcd_reset_sleep {
mux {
pins = "gpio96";
function = "gpio";
};
config {
pins = "gpio96";
drive-strength = <16>;
bias-disable;
output-low;
};
};
sdc1_on: sdc1_on {
clk {
pins = "sdc1_clk";

2
qcom/ravelin.dtsi
View File

@@ -37,7 +37,7 @@
mboxes = <&qmp_aop 0>;
};
aliases {
aliases: aliases {
serial0 = &qupv3_se2_2uart;
ufshc1 = &ufshc_mem; /* Embedded UFS Slot */
mmc0 = &sdhc_1; /*SDC1 eMMC slot*/