Evolution-x-devices/kernel_xiaomi_sm8450-devicetrees
2
0
Fork 0
mirror of https://github.com/Evolution-X-Devices/kernel_xiaomi_sm8450-devicetrees synced 2026-02-01 08:51:30 +00:00
Code Issues Packages Projects Releases Wiki Activity

Revert "ARM: dts: msm: Add MHI nodes for waipio endpoint"

Browse Source 
This reverts commit 6bbc68de1f.
As this change breaks the existing endpoint attach to Waipio
RC1 PCIe port.

Change-Id: I67d5e79e154b852662f9043dc2d269919cb4fbec
This commit is contained in:
Hemant Kumar
2021-11-04 17:26:16 -07:00
parent 52f843fe40
commit 45197f3bb9
2 changed files with 0 additions and 42 deletions
Download Patch File Download Diff File Expand all files Collapse all files

41
qcom/waipio-mhi.dtsi
View File

@@ -1,41 +0,0 @@
&pcie1 {
qcom,no-l1ss-supported;
};
&pcie1_rp {
#address-cells = <5>;
#size-cells = <0>;
mhi_0: qcom,mhi@0 {
reg = <0 0 0 0 0 >;
pci-ids = "17cb:0111";
/* controller specific configuration */
qcom,iommu-group = <&mhi_0_iommu_group>;
/* mhi bus specific settings */
mhi,max-channels = <2>;
mhi,timeout = <2000>;
mhi,name = "sxr";
#address-cells = <1>;
#size-cells = <1>;
interconnects = <&pcie_noc MASTER_PCIE_1 &mc_virt SLAVE_EBI1>;
interconnect-names = "pcie_to_ddr";
qcom,mhi-bus-bw-cfg = <0 0>, /* no vote */
<250000 0>, /* avg bw / AB: 2 GBps, peak bw / IB: no vote */
<500000 0>, /* avg bw / AB: 4 GBps, peak bw / IB: no vote */
<1000000 0>, /* avg bw / AB: 8 GBps, peak bw / IB: no vote */
<2000000 0>; /* avg bw / AB: 16 GBps, peak bw / IB: no vote */
mhi_0_iommu_group: mhi_0_iommu_group {
qcom,iommu-dma-addr-pool = <0x20000000 0x1fffffff>;
qcom,iommu-dma = "atomic";
qcom,iommu-pagetable = "coherent";
};
};
};

1
qcom/waipio.dtsi
View File

@@ -3222,7 +3222,6 @@
#include "waipio-debug.dtsi"
#include "waipio-eva.dtsi"
#include "waipio-pcie.dtsi"
#include "waipio-mhi.dtsi"
#include "msm-rdbg.dtsi"
#include "waipio-gpu.dtsi"
#include "waipio-thermal.dtsi"