Evolution-x-devices/kernel_xiaomi_sm8450-devicetrees
2
0
Fork 0
mirror of https://github.com/Evolution-X-Devices/kernel_xiaomi_sm8450-devicetrees synced 2026-02-01 08:51:30 +00:00
Code Issues Packages Projects Releases Wiki Activity

ARM: dts: msm: Configure RX sleep state with GPIO mode for wakeup

Browse Source 
This change configures sleep state of UART RX line into GPIO mode to
support the wakeup feature. Pinctrl driver and wakeup functionality
expects PIN to be in gpio mode.

Also add shutdown pinctrl state to reduce power during BT OFF.

Change-Id: I64a34e10374f64092b202ab4f0213023049552ec
This commit is contained in:
Chandana Kishori Chiluveru
2021-11-30 14:47:07 +05:30
parent 3c77e2202f
commit 88bbe5a617
2 changed files with 37 additions and 8 deletions
Download Patch File Download Diff File Expand all files Collapse all files

33
qcom/diwali-pinctrl.dtsi
View File

@@ -482,14 +482,14 @@
};
};
qupv3_se7_ctsrx: qupv3_se7_ctsrx {
qupv3_se7_cts: qupv3_se7_cts {
mux {
pins = "gpio28", "gpio31";
pins = "gpio28";
function = "qup0_se7";
};
config {
pins = "gpio28", "gpio31";
pins = "gpio28";
drive-strength = <2>;
bias-disable;
};
@@ -520,6 +520,33 @@
bias-pull-up;
};
};
/* RX to be in gpio mode for sleep config */
qupv3_se7_rx_wake: qupv3_se7_rx_wake {
mux {
pins = "gpio31";
function = "gpio";
};
config {
pins = "gpio31";
drive-strength = <2>;
bias-disable;
};
};
qupv3_se7_rx_active: qupv3_se7_rx_active {
mux {
pins = "gpio31";
function = "qup0_se7";
};
config {
pins = "gpio31";
drive-strength = <2>;
bias-disable;
};
};
};
qupv3_se8_i2c_pins: qupv3_se8_i2c_pins {

12
qcom/diwali-qupv3.dtsi
View File

@@ -348,13 +348,15 @@
clocks = <&gcc GCC_QUPV3_WRAP0_S7_CLK>,
<&gcc GCC_QUPV3_WRAP_0_M_AHB_CLK>,
<&gcc GCC_QUPV3_WRAP_0_S_AHB_CLK>;
pinctrl-names = "default", "active", "sleep";
pinctrl-names = "default", "active", "sleep", "shutdown";
pinctrl-0 = <&qupv3_se7_default_cts>,
<&qupv3_se7_default_rtsrx>, <&qupv3_se7_default_tx>;
pinctrl-1 = <&qupv3_se7_ctsrx>, <&qupv3_se7_rts>,
<&qupv3_se7_tx>;
pinctrl-2 = <&qupv3_se7_ctsrx>, <&qupv3_se7_rts>,
<&qupv3_se7_tx>;
pinctrl-1 = <&qupv3_se7_cts>, <&qupv3_se7_rts>,
<&qupv3_se7_tx>, <&qupv3_se7_rx_active>;
pinctrl-2 = <&qupv3_se7_cts>, <&qupv3_se7_rts>,
<&qupv3_se7_tx>, <&qupv3_se7_rx_wake>;
pinctrl-3 = <&qupv3_se7_default_cts>,
<&qupv3_se7_default_rtsrx>, <&qupv3_se7_default_tx>;
qcom,wakeup-byte = <0xFD>;
qcom,wrapper-core = <&qupv3_0>;
status = "disabled";