mirror of
https://github.com/Evolution-X-Devices/kernel_xiaomi_sm8450-devicetrees
synced 2026-02-01 08:51:30 +00:00
Merge "ARM: dts: msm: Add next-level-cache for core 4 on Ravelin"
This commit is contained in:
committed by
Gerrit - the friendly Code Review server
commit
8f368613f4
@@ -135,6 +135,7 @@
|
||||
cpu-idle-states = <&SILVER_CPU_OFF &SILVER_CPU_RAIL_OFF>;
|
||||
power-domains = <&CPU_PD4>;
|
||||
power-domain-names = "psci";
|
||||
next-level-cache = <&L2_4>;
|
||||
#cooling-cells = <2>;
|
||||
qcom,freq-domain = <&cpufreq_hw 0 6>;
|
||||
L2_4: l2-cache {
|
||||
|
||||
Reference in New Issue
Block a user