Evolution-x-devices/kernel_xiaomi_sm8450-devicetrees
2
0
Fork 0
mirror of https://github.com/Evolution-X-Devices/kernel_xiaomi_sm8450-devicetrees synced 2026-02-01 08:51:30 +00:00
Code Issues Packages Projects Releases Wiki Activity

Merge "ARM: dts: msm: Add QUPv3_0 and SE5 dt nodes for SHIMA"

Browse Source
This commit is contained in:
qctecmdr
2020-04-26 13:51:24 -07:00
committed by Gerrit - the friendly Code Review server
parent ba88efffff f859ed4039
commit bcee2b721a
3 changed files with 62 additions and 0 deletions
Download Patch File Download Diff File Expand all files Collapse all files

28
qcom/shima-pinctrl.dtsi
View File

@@ -8,6 +8,34 @@
interrupt-controller;
#interrupt-cells = <2>;
wakeup-parent = <&pdc>;
qupv3_se13_2uart_pins: qupv3_se13_2uart_pins {
qupv3_se13_2uart_active: qupv3_se13_2uart_active {
mux {
pins = "gpio18", "gpio19";
function = "qup13";
};
config {
pins = "gpio18", "gpio19";
drive-strength = <2>;
bias-disable;
};
};
qupv3_se13_2uart_sleep: qupv3_se13_2uart_sleep {
mux {
pins = "gpio18", "gpio19";
function = "gpio";
};
config {
pins = "gpio18", "gpio19";
drive-strength = <2>;
bias-pull-down;
};
};
};
};
};

33
qcom/shima-qupv3.dtsi Normal file
View File

@@ -0,0 +1,33 @@
#include <dt-bindings/interconnect/qcom,shima.h>
&soc {
/* QUPv3_0 wrapper instance */
qupv3_0: qcom,qupv3_0_geni_se@9c0000 {
compatible = "qcom,qupv3-geni-se";
reg = <0x9c0000 0x2000>;
qcom,msm-bus,num-paths = <2>;
qcom,msm-bus,vectors-bus-ids =
<MASTER_QUP_CORE_0 SLAVE_QUP_CORE_0>,
<MASTER_QUP_0 SLAVE_EBI1>;
iommus = <&apps_smmu 0x4c3 0x0>;
qcom,iommu-dma-addr-pool = <0x40000000 0xc0000000>;
qcom,iommu-dma = "fastmap";
};
/* Debug UART Instance */
qupv3_se13_2uart: qcom,qup_uart@994000 {
compatible = "qcom,msm-geni-console";
reg = <0x994000 0x4000>;
reg-names = "se_phys";
interrupts = <GIC_SPI 606 IRQ_TYPE_LEVEL_HIGH>;
clock-names = "se-clk", "m-ahb", "s-ahb";
clocks = <&gcc GCC_QUPV3_WRAP0_S5_CLK>,
<&gcc GCC_QUPV3_WRAP_0_M_AHB_CLK>,
<&gcc GCC_QUPV3_WRAP_0_S_AHB_CLK>;
pinctrl-names = "default", "sleep";
pinctrl-0 = <&qupv3_se13_2uart_active>;
pinctrl-1 = <&qupv3_se13_2uart_sleep>;
qcom,wrapper-core = <&qupv3_0>;
status = "ok";
};
};

1
qcom/shima.dtsi
View File

@@ -1131,6 +1131,7 @@
#include "shima-pinctrl.dtsi"
#include "shima-pm.dtsi"
#include "shima-stub-regulator.dtsi"
#include "shima-qupv3.dtsi"
#include "shima-gdsc.dtsi"
#include "shima-ion.dtsi"
#include "shima-usb.dtsi"