Merge "ARM: dts: msm: Add new power levels for C500 GPU"

This commit is contained in:
qctecmdr
2021-03-15 11:39:18 -07:00
committed by Gerrit - the friendly Code Review server

View File

@@ -20,7 +20,7 @@
"gcc_gpu_snoc_dvm_gfx",
"gpu_cc_ahb";
qcom,initial-pwrlevel = <2>;
qcom,initial-pwrlevel = <4>;
qcom,no-nap;
@@ -63,6 +63,26 @@
qcom,gpu-pwrlevel@0 {
reg = <0>;
qcom,gpu-freq = <734000000>;
qcom,level = <RPMH_REGULATOR_LEVEL_NOM>;
qcom,bus-freq = <10>;
qcom,bus-min = <9>;
qcom,bus-max = <10>;
};
qcom,gpu-pwrlevel@1 {
reg = <1>;
qcom,gpu-freq = <640000000>;
qcom,level = <RPMH_REGULATOR_LEVEL_SVS_L2>;
qcom,bus-freq = <9>;
qcom,bus-min = <8>;
qcom,bus-max = <10>;
};
qcom,gpu-pwrlevel@2 {
reg = <2>;
qcom,gpu-freq = <599000000>;
qcom,level = <RPMH_REGULATOR_LEVEL_SVS_L1>;
@@ -71,8 +91,8 @@
qcom,bus-max = <9>;
};
qcom,gpu-pwrlevel@1 {
reg = <1>;
qcom,gpu-pwrlevel@3 {
reg = <3>;
qcom,gpu-freq = <492000000>;
qcom,level = <RPMH_REGULATOR_LEVEL_SVS>;
@@ -81,8 +101,8 @@
qcom,bus-max = <8>;
};
qcom,gpu-pwrlevel@2 {
reg = <2>;
qcom,gpu-pwrlevel@4 {
reg = <4>;
qcom,gpu-freq = <350000000>;
qcom,level = <RPMH_REGULATOR_LEVEL_LOW_SVS>;