Evolution-x-devices/kernel_oneplus_sm8550-devicetrees
2
0
Fork 0
mirror of https://github.com/Evolution-X-Devices/kernel_oneplus_sm8550-devicetrees synced 2026-02-01 09:04:24 +00:00
Code Issues Packages Projects Releases Wiki Activity

Merge "ARM: dts: msm: Add GIC interrupt router device for Kalama"

Browse Source
This commit is contained in:
qctecmdr
2022-05-09 18:55:45 -07:00
committed by Gerrit - the friendly Code Review server
parent 3afc30126c dbe395b3ce
commit 3ff4af1ccb
2 changed files with 39 additions and 0 deletions
Download Patch File Download Diff File Expand all files Collapse all files

31
bindings/soc/qcom/qcom,gic-interrupt-router.yaml Normal file
View File

@@ -0,0 +1,31 @@
%YAML 1.2
---
$id: http://devicetree.org/schemas/soc/qcom/qcom,gic-interrupt-router.yaml#
$schema: http://devicetree.org/meta-schemas/core.yaml#
title: Qualcomm Technologies, Inc. GIC Interrupt Router
properties:
compatible:
Usage: required
Value type: <string>
Definition: Must be "qcom,gic-intr-routing"
qcom,gic-class0-cpus:
Usage: required
Value type: <prop-encoded-array>
Definition: List of CPUs in GIC class 0.
qcom,gic-class1-cpus:
Usage: required
Value type: <prop-encoded-array>
Definition: List of CPUs in GIC class 1.
examples:
- |+
qcom,gic-interrupt-router {
compatible = "qcom,gic-intr-routing";
qcom,gic-class0-cpus = <0 1 2 3>;
qcom,gic-class1-cpus = <4 5 6 7>;
};
...

8
qcom/kalama.dtsi
View File

@@ -1450,6 +1450,14 @@
status = "ok";
};
gic-interrupt-router {
compatible = "qcom,gic-intr-routing";
/* keep silver core only to avoid wakeup of gold cores */
qcom,gic-class0-cpus = <0 1 2>;
/* keep gold and gold+ cores in class1 */
qcom,gic-class1-cpus = <3 4 5 6 7>;
};
qcom,secure-buffer {
compatible = "qcom,secure-buffer";
qcom,vmid-cp-camera-preview-ro;